]>
Commit | Line | Data |
---|---|---|
bba5f2cc LW |
1 | Clock bindings for ST-Ericsson U300 System Controller Clocks |
2 | ||
3 | Bindings for the gated system controller clocks: | |
4 | ||
5 | Required properties: | |
6 | - compatible: must be "stericsson,u300-syscon-clk" | |
7 | - #clock-cells: must be <0> | |
8 | - clock-type: specifies the type of clock: | |
9 | 0 = slow clock | |
10 | 1 = fast clock | |
11 | 2 = rest/remaining clock | |
12 | - clock-id: specifies the clock in the type range | |
13 | ||
14 | Optional properties: | |
15 | - clocks: parent clock(s) | |
16 | ||
17 | The available clocks per type are as follows: | |
18 | ||
19 | Type: ID: Clock: | |
20 | ------------------- | |
21 | 0 0 Slow peripheral bridge clock | |
22 | 0 1 UART0 clock | |
23 | 0 4 GPIO clock | |
24 | 0 6 RTC clock | |
25 | 0 7 Application timer clock | |
26 | 0 8 Access timer clock | |
27 | ||
28 | 1 0 Fast peripheral bridge clock | |
29 | 1 1 I2C bus 0 clock | |
30 | 1 2 I2C bus 1 clock | |
31 | 1 5 MMC interface peripheral (silicon) clock | |
32 | 1 6 SPI clock | |
33 | ||
34 | 2 3 CPU clock | |
35 | 2 4 DMA controller clock | |
36 | 2 5 External Memory Interface (EMIF) clock | |
37 | 2 6 NAND flask interface clock | |
38 | 2 8 XGAM graphics engine clock | |
39 | 2 9 Shared External Memory Interface (SEMI) clock | |
40 | 2 10 AHB Subsystem Bridge clock | |
41 | 2 12 Interrupt controller clock | |
42 | ||
43 | Example: | |
44 | ||
45 | gpio_clk: gpio_clk@13M { | |
46 | #clock-cells = <0>; | |
47 | compatible = "stericsson,u300-syscon-clk"; | |
48 | clock-type = <0>; /* Slow */ | |
49 | clock-id = <4>; | |
50 | clocks = <&slow_clk>; | |
51 | }; | |
52 | ||
53 | gpio: gpio@c0016000 { | |
54 | compatible = "stericsson,gpio-coh901"; | |
55 | (...) | |
56 | clocks = <&gpio_clk>; | |
57 | }; | |
85fb28be LW |
58 | |
59 | ||
60 | Bindings for the MMC/SD card clock: | |
61 | ||
62 | Required properties: | |
63 | - compatible: must be "stericsson,u300-syscon-mclk" | |
64 | - #clock-cells: must be <0> | |
65 | ||
66 | Optional properties: | |
67 | - clocks: parent clock(s) | |
68 | ||
69 | mmc_mclk: mmc_mclk { | |
70 | #clock-cells = <0>; | |
71 | compatible = "stericsson,u300-syscon-mclk"; | |
72 | clocks = <&mmc_pclk>; | |
73 | }; | |
74 | ||
75 | mmcsd: mmcsd@c0001000 { | |
76 | compatible = "arm,pl18x", "arm,primecell"; | |
77 | clocks = <&mmc_pclk>, <&mmc_mclk>; | |
78 | clock-names = "apb_pclk", "mclk"; | |
79 | (...) | |
80 | }; |