]>
Commit | Line | Data |
---|---|---|
eb290d02 FT |
1 | /** @file\r |
2 | NvmExpressDxe driver is used to manage non-volatile memory subsystem which follows\r | |
3 | NVM Express specification.\r | |
4 | \r | |
35f910f0 | 5 | (C) Copyright 2014 Hewlett-Packard Development Company, L.P.<BR>\r |
769402ef | 6 | Copyright (c) 2013 - 2015, Intel Corporation. All rights reserved.<BR>\r |
eb290d02 FT |
7 | This program and the accompanying materials\r |
8 | are licensed and made available under the terms and conditions of the BSD License\r | |
9 | which accompanies this distribution. The full text of the license may be found at\r | |
10 | http://opensource.org/licenses/bsd-license.php.\r | |
11 | \r | |
12 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
13 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
14 | \r | |
15 | **/\r | |
16 | \r | |
17 | #include "NvmExpress.h"\r | |
18 | \r | |
eb290d02 FT |
19 | /**\r |
20 | Dump the execution status from a given completion queue entry.\r | |
21 | \r | |
22 | @param[in] Cq A pointer to the NVME_CQ item.\r | |
23 | \r | |
24 | **/\r | |
25 | VOID\r | |
26 | NvmeDumpStatus (\r | |
27 | IN NVME_CQ *Cq\r | |
28 | )\r | |
29 | {\r | |
30 | DEBUG ((EFI_D_VERBOSE, "Dump NVMe Completion Entry Status from [0x%x]:\n", Cq));\r | |
31 | \r | |
32 | DEBUG ((EFI_D_VERBOSE, " SQ Identifier : [0x%x], Phase Tag : [%d], Cmd Identifier : [0x%x]\n", Cq->Sqid, Cq->Pt, Cq->Cid));\r | |
33 | \r | |
34 | DEBUG ((EFI_D_VERBOSE, " NVMe Cmd Execution Result - "));\r | |
35 | \r | |
36 | switch (Cq->Sct) {\r | |
37 | case 0x0:\r | |
38 | switch (Cq->Sc) {\r | |
39 | case 0x0:\r | |
40 | DEBUG ((EFI_D_VERBOSE, "Successful Completion\n"));\r | |
41 | break;\r | |
42 | case 0x1:\r | |
43 | DEBUG ((EFI_D_VERBOSE, "Invalid Command Opcode\n"));\r | |
44 | break;\r | |
45 | case 0x2:\r | |
46 | DEBUG ((EFI_D_VERBOSE, "Invalid Field in Command\n"));\r | |
47 | break;\r | |
48 | case 0x3:\r | |
49 | DEBUG ((EFI_D_VERBOSE, "Command ID Conflict\n"));\r | |
50 | break;\r | |
51 | case 0x4:\r | |
52 | DEBUG ((EFI_D_VERBOSE, "Data Transfer Error\n"));\r | |
53 | break;\r | |
54 | case 0x5:\r | |
55 | DEBUG ((EFI_D_VERBOSE, "Commands Aborted due to Power Loss Notification\n"));\r | |
56 | break;\r | |
57 | case 0x6:\r | |
58 | DEBUG ((EFI_D_VERBOSE, "Internal Device Error\n"));\r | |
59 | break;\r | |
60 | case 0x7:\r | |
61 | DEBUG ((EFI_D_VERBOSE, "Command Abort Requested\n"));\r | |
62 | break;\r | |
63 | case 0x8:\r | |
64 | DEBUG ((EFI_D_VERBOSE, "Command Aborted due to SQ Deletion\n"));\r | |
65 | break;\r | |
66 | case 0x9:\r | |
67 | DEBUG ((EFI_D_VERBOSE, "Command Aborted due to Failed Fused Command\n"));\r | |
68 | break;\r | |
69 | case 0xA:\r | |
70 | DEBUG ((EFI_D_VERBOSE, "Command Aborted due to Missing Fused Command\n"));\r | |
71 | break;\r | |
72 | case 0xB:\r | |
73 | DEBUG ((EFI_D_VERBOSE, "Invalid Namespace or Format\n"));\r | |
74 | break;\r | |
75 | case 0xC:\r | |
76 | DEBUG ((EFI_D_VERBOSE, "Command Sequence Error\n"));\r | |
77 | break;\r | |
78 | case 0xD:\r | |
79 | DEBUG ((EFI_D_VERBOSE, "Invalid SGL Last Segment Descriptor\n"));\r | |
80 | break;\r | |
81 | case 0xE:\r | |
82 | DEBUG ((EFI_D_VERBOSE, "Invalid Number of SGL Descriptors\n"));\r | |
83 | break;\r | |
84 | case 0xF:\r | |
85 | DEBUG ((EFI_D_VERBOSE, "Data SGL Length Invalid\n"));\r | |
86 | break;\r | |
87 | case 0x10:\r | |
88 | DEBUG ((EFI_D_VERBOSE, "Metadata SGL Length Invalid\n"));\r | |
89 | break;\r | |
90 | case 0x11:\r | |
91 | DEBUG ((EFI_D_VERBOSE, "SGL Descriptor Type Invalid\n"));\r | |
92 | break;\r | |
93 | case 0x80:\r | |
94 | DEBUG ((EFI_D_VERBOSE, "LBA Out of Range\n"));\r | |
95 | break;\r | |
96 | case 0x81:\r | |
97 | DEBUG ((EFI_D_VERBOSE, "Capacity Exceeded\n"));\r | |
98 | break;\r | |
99 | case 0x82:\r | |
100 | DEBUG ((EFI_D_VERBOSE, "Namespace Not Ready\n"));\r | |
101 | break;\r | |
102 | case 0x83:\r | |
103 | DEBUG ((EFI_D_VERBOSE, "Reservation Conflict\n"));\r | |
104 | break;\r | |
105 | }\r | |
106 | break;\r | |
107 | \r | |
108 | case 0x1:\r | |
109 | switch (Cq->Sc) {\r | |
110 | case 0x0:\r | |
111 | DEBUG ((EFI_D_VERBOSE, "Completion Queue Invalid\n"));\r | |
112 | break;\r | |
113 | case 0x1:\r | |
114 | DEBUG ((EFI_D_VERBOSE, "Invalid Queue Identifier\n"));\r | |
115 | break;\r | |
116 | case 0x2:\r | |
117 | DEBUG ((EFI_D_VERBOSE, "Maximum Queue Size Exceeded\n"));\r | |
118 | break;\r | |
119 | case 0x3:\r | |
120 | DEBUG ((EFI_D_VERBOSE, "Abort Command Limit Exceeded\n"));\r | |
121 | break;\r | |
122 | case 0x5:\r | |
123 | DEBUG ((EFI_D_VERBOSE, "Asynchronous Event Request Limit Exceeded\n"));\r | |
124 | break;\r | |
125 | case 0x6:\r | |
126 | DEBUG ((EFI_D_VERBOSE, "Invalid Firmware Slot\n"));\r | |
127 | break;\r | |
128 | case 0x7:\r | |
129 | DEBUG ((EFI_D_VERBOSE, "Invalid Firmware Image\n"));\r | |
130 | break;\r | |
131 | case 0x8:\r | |
132 | DEBUG ((EFI_D_VERBOSE, "Invalid Interrupt Vector\n"));\r | |
133 | break;\r | |
134 | case 0x9:\r | |
135 | DEBUG ((EFI_D_VERBOSE, "Invalid Log Page\n"));\r | |
136 | break;\r | |
137 | case 0xA:\r | |
138 | DEBUG ((EFI_D_VERBOSE, "Invalid Format\n"));\r | |
139 | break;\r | |
140 | case 0xB:\r | |
141 | DEBUG ((EFI_D_VERBOSE, "Firmware Application Requires Conventional Reset\n"));\r | |
142 | break;\r | |
143 | case 0xC:\r | |
144 | DEBUG ((EFI_D_VERBOSE, "Invalid Queue Deletion\n"));\r | |
145 | break;\r | |
146 | case 0xD:\r | |
147 | DEBUG ((EFI_D_VERBOSE, "Feature Identifier Not Saveable\n"));\r | |
148 | break;\r | |
149 | case 0xE:\r | |
150 | DEBUG ((EFI_D_VERBOSE, "Feature Not Changeable\n"));\r | |
151 | break;\r | |
152 | case 0xF:\r | |
153 | DEBUG ((EFI_D_VERBOSE, "Feature Not Namespace Specific\n"));\r | |
154 | break;\r | |
155 | case 0x10:\r | |
156 | DEBUG ((EFI_D_VERBOSE, "Firmware Application Requires NVM Subsystem Reset\n"));\r | |
157 | break;\r | |
158 | case 0x80:\r | |
159 | DEBUG ((EFI_D_VERBOSE, "Conflicting Attributes\n"));\r | |
160 | break;\r | |
161 | case 0x81:\r | |
162 | DEBUG ((EFI_D_VERBOSE, "Invalid Protection Information\n"));\r | |
163 | break;\r | |
164 | case 0x82:\r | |
165 | DEBUG ((EFI_D_VERBOSE, "Attempted Write to Read Only Range\n"));\r | |
166 | break;\r | |
167 | }\r | |
168 | break;\r | |
169 | \r | |
170 | case 0x2:\r | |
171 | switch (Cq->Sc) {\r | |
172 | case 0x80:\r | |
173 | DEBUG ((EFI_D_VERBOSE, "Write Fault\n"));\r | |
174 | break;\r | |
175 | case 0x81:\r | |
176 | DEBUG ((EFI_D_VERBOSE, "Unrecovered Read Error\n"));\r | |
177 | break;\r | |
178 | case 0x82:\r | |
179 | DEBUG ((EFI_D_VERBOSE, "End-to-end Guard Check Error\n"));\r | |
180 | break;\r | |
181 | case 0x83:\r | |
182 | DEBUG ((EFI_D_VERBOSE, "End-to-end Application Tag Check Error\n"));\r | |
183 | break;\r | |
184 | case 0x84:\r | |
185 | DEBUG ((EFI_D_VERBOSE, "End-to-end Reference Tag Check Error\n"));\r | |
186 | break;\r | |
187 | case 0x85:\r | |
188 | DEBUG ((EFI_D_VERBOSE, "Compare Failure\n"));\r | |
189 | break;\r | |
190 | case 0x86:\r | |
191 | DEBUG ((EFI_D_VERBOSE, "Access Denied\n"));\r | |
192 | break;\r | |
193 | }\r | |
194 | break;\r | |
195 | \r | |
196 | default:\r | |
197 | break;\r | |
198 | }\r | |
199 | }\r | |
200 | \r | |
201 | /**\r | |
202 | Create PRP lists for data transfer which is larger than 2 memory pages.\r | |
203 | Note here we calcuate the number of required PRP lists and allocate them at one time.\r | |
204 | \r | |
205 | @param[in] PciIo A pointer to the EFI_PCI_IO_PROTOCOL instance.\r | |
206 | @param[in] PhysicalAddr The physical base address of data buffer.\r | |
207 | @param[in] Pages The number of pages to be transfered.\r | |
208 | @param[out] PrpListHost The host base address of PRP lists.\r | |
209 | @param[in,out] PrpListNo The number of PRP List.\r | |
210 | @param[out] Mapping The mapping value returned from PciIo.Map().\r | |
211 | \r | |
212 | @retval The pointer to the first PRP List of the PRP lists.\r | |
213 | \r | |
214 | **/\r | |
215 | VOID*\r | |
216 | NvmeCreatePrpList (\r | |
217 | IN EFI_PCI_IO_PROTOCOL *PciIo,\r | |
218 | IN EFI_PHYSICAL_ADDRESS PhysicalAddr,\r | |
219 | IN UINTN Pages,\r | |
220 | OUT VOID **PrpListHost,\r | |
221 | IN OUT UINTN *PrpListNo,\r | |
222 | OUT VOID **Mapping\r | |
223 | )\r | |
224 | {\r | |
225 | UINTN PrpEntryNo;\r | |
226 | UINT64 PrpListBase;\r | |
227 | UINTN PrpListIndex;\r | |
228 | UINTN PrpEntryIndex;\r | |
229 | UINT64 Remainder;\r | |
230 | EFI_PHYSICAL_ADDRESS PrpListPhyAddr;\r | |
231 | UINTN Bytes;\r | |
232 | EFI_STATUS Status;\r | |
233 | \r | |
234 | //\r | |
235 | // The number of Prp Entry in a memory page.\r | |
236 | //\r | |
237 | PrpEntryNo = EFI_PAGE_SIZE / sizeof (UINT64);\r | |
238 | \r | |
239 | //\r | |
240 | // Calculate total PrpList number.\r | |
241 | //\r | |
769402ef FT |
242 | *PrpListNo = (UINTN)DivU64x64Remainder ((UINT64)Pages, (UINT64)PrpEntryNo - 1, &Remainder);\r |
243 | if (*PrpListNo == 0) {\r | |
244 | *PrpListNo = 1;\r | |
a9ec6d65 | 245 | } else if ((Remainder != 0) && (Remainder != 1)) {\r |
eb290d02 | 246 | *PrpListNo += 1;\r |
769402ef FT |
247 | } else if (Remainder == 1) {\r |
248 | Remainder = PrpEntryNo;\r | |
249 | } else if (Remainder == 0) {\r | |
250 | Remainder = PrpEntryNo - 1;\r | |
eb290d02 FT |
251 | }\r |
252 | \r | |
253 | Status = PciIo->AllocateBuffer (\r | |
254 | PciIo,\r | |
255 | AllocateAnyPages,\r | |
256 | EfiBootServicesData,\r | |
257 | *PrpListNo,\r | |
258 | PrpListHost,\r | |
259 | 0\r | |
260 | );\r | |
261 | \r | |
262 | if (EFI_ERROR (Status)) {\r | |
263 | return NULL;\r | |
264 | }\r | |
265 | \r | |
266 | Bytes = EFI_PAGES_TO_SIZE (*PrpListNo);\r | |
267 | Status = PciIo->Map (\r | |
268 | PciIo,\r | |
269 | EfiPciIoOperationBusMasterCommonBuffer,\r | |
270 | *PrpListHost,\r | |
271 | &Bytes,\r | |
272 | &PrpListPhyAddr,\r | |
273 | Mapping\r | |
274 | );\r | |
275 | \r | |
276 | if (EFI_ERROR (Status) || (Bytes != EFI_PAGES_TO_SIZE (*PrpListNo))) {\r | |
277 | DEBUG ((EFI_D_ERROR, "NvmeCreatePrpList: create PrpList failure!\n"));\r | |
278 | goto EXIT;\r | |
279 | }\r | |
280 | //\r | |
281 | // Fill all PRP lists except of last one.\r | |
282 | //\r | |
283 | ZeroMem (*PrpListHost, Bytes);\r | |
284 | for (PrpListIndex = 0; PrpListIndex < *PrpListNo - 1; ++PrpListIndex) {\r | |
769402ef | 285 | PrpListBase = *(UINT64*)PrpListHost + PrpListIndex * EFI_PAGE_SIZE;\r |
eb290d02 FT |
286 | \r |
287 | for (PrpEntryIndex = 0; PrpEntryIndex < PrpEntryNo; ++PrpEntryIndex) {\r | |
288 | if (PrpEntryIndex != PrpEntryNo - 1) {\r | |
289 | //\r | |
290 | // Fill all PRP entries except of last one.\r | |
291 | //\r | |
292 | *((UINT64*)(UINTN)PrpListBase + PrpEntryIndex) = PhysicalAddr;\r | |
293 | PhysicalAddr += EFI_PAGE_SIZE;\r | |
294 | } else {\r | |
295 | //\r | |
296 | // Fill last PRP entries with next PRP List pointer.\r | |
297 | //\r | |
298 | *((UINT64*)(UINTN)PrpListBase + PrpEntryIndex) = PrpListPhyAddr + (PrpListIndex + 1) * EFI_PAGE_SIZE;\r | |
299 | }\r | |
300 | }\r | |
301 | }\r | |
302 | //\r | |
303 | // Fill last PRP list.\r | |
304 | //\r | |
305 | PrpListBase = *(UINT64*)PrpListHost + PrpListIndex * EFI_PAGE_SIZE;\r | |
769402ef | 306 | for (PrpEntryIndex = 0; PrpEntryIndex < Remainder; ++PrpEntryIndex) {\r |
eb290d02 FT |
307 | *((UINT64*)(UINTN)PrpListBase + PrpEntryIndex) = PhysicalAddr;\r |
308 | PhysicalAddr += EFI_PAGE_SIZE;\r | |
309 | }\r | |
310 | \r | |
311 | return (VOID*)(UINTN)PrpListPhyAddr;\r | |
312 | \r | |
313 | EXIT:\r | |
314 | PciIo->FreeBuffer (PciIo, *PrpListNo, *PrpListHost);\r | |
315 | return NULL;\r | |
316 | }\r | |
317 | \r | |
318 | \r | |
319 | /**\r | |
320 | Sends an NVM Express Command Packet to an NVM Express controller or namespace. This function supports\r | |
d6c55989 | 321 | both blocking I/O and non-blocking I/O. The blocking I/O functionality is required, and the non-blocking\r |
eb290d02 FT |
322 | I/O functionality is optional.\r |
323 | \r | |
d6c55989 FT |
324 | \r |
325 | @param[in] This A pointer to the EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL instance.\r | |
326 | @param[in] NamespaceId A 32 bit namespace ID as defined in the NVMe specification to which the NVM Express Command\r | |
327 | Packet will be sent. A value of 0 denotes the NVM Express controller, a value of all 0xFF's\r | |
328 | (all bytes are 0xFF) in the namespace ID specifies that the command packet should be sent to\r | |
329 | all valid namespaces.\r | |
330 | @param[in,out] Packet A pointer to the NVM Express Command Packet.\r | |
331 | @param[in] Event If non-blocking I/O is not supported then Event is ignored, and blocking I/O is performed.\r | |
332 | If Event is NULL, then blocking I/O is performed. If Event is not NULL and non-blocking I/O\r | |
333 | is supported, then non-blocking I/O is performed, and Event will be signaled when the NVM\r | |
eb290d02 FT |
334 | Express Command Packet completes.\r |
335 | \r | |
336 | @retval EFI_SUCCESS The NVM Express Command Packet was sent by the host. TransferLength bytes were transferred\r | |
337 | to, or from DataBuffer.\r | |
338 | @retval EFI_BAD_BUFFER_SIZE The NVM Express Command Packet was not executed. The number of bytes that could be transferred\r | |
339 | is returned in TransferLength.\r | |
340 | @retval EFI_NOT_READY The NVM Express Command Packet could not be sent because the controller is not ready. The caller\r | |
341 | may retry again later.\r | |
342 | @retval EFI_DEVICE_ERROR A device error occurred while attempting to send the NVM Express Command Packet.\r | |
d6c55989 | 343 | @retval EFI_INVALID_PARAMETER NamespaceId or the contents of EFI_NVM_EXPRESS_PASS_THRU_COMMAND_PACKET are invalid. The NVM\r |
eb290d02 | 344 | Express Command Packet was not sent, so no additional status information is available.\r |
d6c55989 FT |
345 | @retval EFI_UNSUPPORTED The command described by the NVM Express Command Packet is not supported by the NVM Express\r |
346 | controller. The NVM Express Command Packet was not sent so no additional status information\r | |
347 | is available.\r | |
eb290d02 FT |
348 | @retval EFI_TIMEOUT A timeout occurred while waiting for the NVM Express Command Packet to execute.\r |
349 | \r | |
350 | **/\r | |
351 | EFI_STATUS\r | |
352 | EFIAPI\r | |
353 | NvmExpressPassThru (\r | |
d6c55989 | 354 | IN EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL *This,\r |
eb290d02 | 355 | IN UINT32 NamespaceId,\r |
d6c55989 | 356 | IN OUT EFI_NVM_EXPRESS_PASS_THRU_COMMAND_PACKET *Packet,\r |
eb290d02 FT |
357 | IN EFI_EVENT Event OPTIONAL\r |
358 | )\r | |
359 | {\r | |
360 | NVME_CONTROLLER_PRIVATE_DATA *Private;\r | |
361 | EFI_STATUS Status;\r | |
362 | EFI_PCI_IO_PROTOCOL *PciIo;\r | |
363 | NVME_SQ *Sq;\r | |
364 | NVME_CQ *Cq;\r | |
d6c55989 | 365 | UINT8 QueueType;\r |
eb290d02 FT |
366 | UINT32 Bytes;\r |
367 | UINT16 Offset;\r | |
368 | EFI_EVENT TimerEvent;\r | |
369 | EFI_PCI_IO_PROTOCOL_OPERATION Flag;\r | |
370 | EFI_PHYSICAL_ADDRESS PhyAddr;\r | |
371 | VOID *MapData;\r | |
372 | VOID *MapMeta;\r | |
373 | VOID *MapPrpList;\r | |
374 | UINTN MapLength;\r | |
375 | UINT64 *Prp;\r | |
376 | VOID *PrpListHost;\r | |
377 | UINTN PrpListNo;\r | |
7b8883c6 | 378 | UINT32 Data;\r |
eb290d02 FT |
379 | \r |
380 | //\r | |
381 | // check the data fields in Packet parameter.\r | |
382 | //\r | |
383 | if ((This == NULL) || (Packet == NULL)) {\r | |
384 | return EFI_INVALID_PARAMETER;\r | |
385 | }\r | |
386 | \r | |
d6c55989 | 387 | if ((Packet->NvmeCmd == NULL) || (Packet->NvmeCompletion == NULL)) {\r |
eb290d02 FT |
388 | return EFI_INVALID_PARAMETER;\r |
389 | }\r | |
390 | \r | |
d6c55989 | 391 | if (Packet->QueueType != NVME_ADMIN_QUEUE && Packet->QueueType != NVME_IO_QUEUE) {\r |
eb290d02 FT |
392 | return EFI_INVALID_PARAMETER;\r |
393 | }\r | |
394 | \r | |
395 | Private = NVME_CONTROLLER_PRIVATE_DATA_FROM_PASS_THRU (This);\r | |
396 | PciIo = Private->PciIo;\r | |
397 | MapData = NULL;\r | |
398 | MapMeta = NULL;\r | |
399 | MapPrpList = NULL;\r | |
400 | PrpListHost = NULL;\r | |
401 | PrpListNo = 0;\r | |
402 | Prp = NULL;\r | |
403 | TimerEvent = NULL;\r | |
404 | Status = EFI_SUCCESS;\r | |
405 | \r | |
d6c55989 FT |
406 | QueueType = Packet->QueueType;\r |
407 | Sq = Private->SqBuffer[QueueType] + Private->SqTdbl[QueueType].Sqt;\r | |
408 | Cq = Private->CqBuffer[QueueType] + Private->CqHdbl[QueueType].Cqh;\r | |
eb290d02 FT |
409 | \r |
410 | if (Packet->NvmeCmd->Nsid != NamespaceId) {\r | |
411 | return EFI_INVALID_PARAMETER;\r | |
412 | }\r | |
413 | \r | |
414 | ZeroMem (Sq, sizeof (NVME_SQ));\r | |
d6c55989 FT |
415 | Sq->Opc = (UINT8)Packet->NvmeCmd->Cdw0.Opcode;\r |
416 | Sq->Fuse = (UINT8)Packet->NvmeCmd->Cdw0.FusedOperation;\r | |
417 | Sq->Cid = Private->Cid[QueueType]++;\r | |
eb290d02 FT |
418 | Sq->Nsid = Packet->NvmeCmd->Nsid;\r |
419 | \r | |
420 | //\r | |
421 | // Currently we only support PRP for data transfer, SGL is NOT supported.\r | |
422 | //\r | |
7b8883c6 FT |
423 | ASSERT (Sq->Psdt == 0);\r |
424 | if (Sq->Psdt != 0) {\r | |
eb290d02 FT |
425 | DEBUG ((EFI_D_ERROR, "NvmExpressPassThru: doesn't support SGL mechanism\n"));\r |
426 | return EFI_UNSUPPORTED;\r | |
427 | }\r | |
428 | \r | |
429 | Sq->Prp[0] = (UINT64)(UINTN)Packet->TransferBuffer;\r | |
430 | //\r | |
431 | // If the NVMe cmd has data in or out, then mapping the user buffer to the PCI controller specific addresses.\r | |
432 | // Note here we don't handle data buffer for CreateIOSubmitionQueue and CreateIOCompletionQueue cmds because\r | |
433 | // these two cmds are special which requires their data buffer must support simultaneous access by both the\r | |
434 | // processor and a PCI Bus Master. It's caller's responsbility to ensure this.\r | |
435 | //\r | |
754b489b | 436 | if (((Sq->Opc & (BIT0 | BIT1)) != 0) && (Sq->Opc != NVME_ADMIN_CRIOCQ_CMD) && (Sq->Opc != NVME_ADMIN_CRIOSQ_CMD)) {\r |
eb290d02 FT |
437 | if ((Sq->Opc & BIT0) != 0) {\r |
438 | Flag = EfiPciIoOperationBusMasterRead;\r | |
439 | } else {\r | |
440 | Flag = EfiPciIoOperationBusMasterWrite;\r | |
441 | }\r | |
442 | \r | |
443 | MapLength = Packet->TransferLength;\r | |
444 | Status = PciIo->Map (\r | |
445 | PciIo,\r | |
446 | Flag,\r | |
447 | Packet->TransferBuffer,\r | |
448 | &MapLength,\r | |
449 | &PhyAddr,\r | |
450 | &MapData\r | |
451 | );\r | |
452 | if (EFI_ERROR (Status) || (Packet->TransferLength != MapLength)) {\r | |
453 | return EFI_OUT_OF_RESOURCES;\r | |
454 | }\r | |
455 | \r | |
456 | Sq->Prp[0] = PhyAddr;\r | |
457 | Sq->Prp[1] = 0;\r | |
458 | \r | |
459 | MapLength = Packet->MetadataLength;\r | |
460 | if(Packet->MetadataBuffer != NULL) {\r | |
461 | MapLength = Packet->MetadataLength;\r | |
462 | Status = PciIo->Map (\r | |
463 | PciIo,\r | |
464 | Flag,\r | |
465 | Packet->MetadataBuffer,\r | |
466 | &MapLength,\r | |
467 | &PhyAddr,\r | |
468 | &MapMeta\r | |
469 | );\r | |
470 | if (EFI_ERROR (Status) || (Packet->MetadataLength != MapLength)) {\r | |
471 | PciIo->Unmap (\r | |
472 | PciIo,\r | |
473 | MapData\r | |
474 | );\r | |
475 | \r | |
476 | return EFI_OUT_OF_RESOURCES;\r | |
477 | }\r | |
478 | Sq->Mptr = PhyAddr;\r | |
479 | }\r | |
480 | }\r | |
481 | //\r | |
482 | // If the buffer size spans more than two memory pages (page size as defined in CC.Mps),\r | |
483 | // then build a PRP list in the second PRP submission queue entry.\r | |
484 | //\r | |
485 | Offset = ((UINT16)Sq->Prp[0]) & (EFI_PAGE_SIZE - 1);\r | |
486 | Bytes = Packet->TransferLength;\r | |
487 | \r | |
488 | if ((Offset + Bytes) > (EFI_PAGE_SIZE * 2)) {\r | |
489 | //\r | |
490 | // Create PrpList for remaining data buffer.\r | |
491 | //\r | |
492 | PhyAddr = (Sq->Prp[0] + EFI_PAGE_SIZE) & ~(EFI_PAGE_SIZE - 1);\r | |
493 | Prp = NvmeCreatePrpList (PciIo, PhyAddr, EFI_SIZE_TO_PAGES(Offset + Bytes) - 1, &PrpListHost, &PrpListNo, &MapPrpList);\r | |
494 | if (Prp == NULL) {\r | |
495 | goto EXIT;\r | |
496 | }\r | |
497 | \r | |
498 | Sq->Prp[1] = (UINT64)(UINTN)Prp;\r | |
499 | } else if ((Offset + Bytes) > EFI_PAGE_SIZE) {\r | |
500 | Sq->Prp[1] = (Sq->Prp[0] + EFI_PAGE_SIZE) & ~(EFI_PAGE_SIZE - 1);\r | |
501 | }\r | |
502 | \r | |
d6c55989 FT |
503 | if(Packet->NvmeCmd->Flags & CDW2_VALID) {\r |
504 | Sq->Rsvd2 = (UINT64)Packet->NvmeCmd->Cdw2;\r | |
505 | }\r | |
506 | if(Packet->NvmeCmd->Flags & CDW3_VALID) {\r | |
507 | Sq->Rsvd2 |= LShiftU64 ((UINT64)Packet->NvmeCmd->Cdw3, 32);\r | |
508 | }\r | |
eb290d02 FT |
509 | if(Packet->NvmeCmd->Flags & CDW10_VALID) {\r |
510 | Sq->Payload.Raw.Cdw10 = Packet->NvmeCmd->Cdw10;\r | |
511 | }\r | |
512 | if(Packet->NvmeCmd->Flags & CDW11_VALID) {\r | |
513 | Sq->Payload.Raw.Cdw11 = Packet->NvmeCmd->Cdw11;\r | |
514 | }\r | |
515 | if(Packet->NvmeCmd->Flags & CDW12_VALID) {\r | |
516 | Sq->Payload.Raw.Cdw12 = Packet->NvmeCmd->Cdw12;\r | |
517 | }\r | |
518 | if(Packet->NvmeCmd->Flags & CDW13_VALID) {\r | |
519 | Sq->Payload.Raw.Cdw13 = Packet->NvmeCmd->Cdw13;\r | |
520 | }\r | |
521 | if(Packet->NvmeCmd->Flags & CDW14_VALID) {\r | |
522 | Sq->Payload.Raw.Cdw14 = Packet->NvmeCmd->Cdw14;\r | |
523 | }\r | |
524 | if(Packet->NvmeCmd->Flags & CDW15_VALID) {\r | |
525 | Sq->Payload.Raw.Cdw15 = Packet->NvmeCmd->Cdw15;\r | |
526 | }\r | |
527 | \r | |
528 | //\r | |
529 | // Ring the submission queue doorbell.\r | |
530 | //\r | |
d6c55989 FT |
531 | Private->SqTdbl[QueueType].Sqt ^= 1;\r |
532 | Data = ReadUnaligned32 ((UINT32*)&Private->SqTdbl[QueueType]);\r | |
eb290d02 FT |
533 | PciIo->Mem.Write (\r |
534 | PciIo,\r | |
535 | EfiPciIoWidthUint32,\r | |
536 | NVME_BAR,\r | |
d6c55989 | 537 | NVME_SQTDBL_OFFSET(QueueType, Private->Cap.Dstrd),\r |
eb290d02 | 538 | 1,\r |
7b8883c6 | 539 | &Data\r |
eb290d02 FT |
540 | );\r |
541 | \r | |
542 | Status = gBS->CreateEvent (\r | |
543 | EVT_TIMER,\r | |
544 | TPL_CALLBACK,\r | |
545 | NULL,\r | |
546 | NULL,\r | |
547 | &TimerEvent\r | |
548 | );\r | |
549 | if (EFI_ERROR (Status)) {\r | |
550 | goto EXIT;\r | |
551 | }\r | |
552 | \r | |
553 | Status = gBS->SetTimer(TimerEvent, TimerRelative, Packet->CommandTimeout);\r | |
554 | \r | |
555 | if (EFI_ERROR(Status)) {\r | |
eb290d02 FT |
556 | goto EXIT;\r |
557 | }\r | |
558 | \r | |
559 | //\r | |
560 | // Wait for completion queue to get filled in.\r | |
561 | //\r | |
562 | Status = EFI_TIMEOUT;\r | |
eb290d02 | 563 | while (EFI_ERROR (gBS->CheckEvent (TimerEvent))) {\r |
d6c55989 | 564 | if (Cq->Pt != Private->Pt[QueueType]) {\r |
eb290d02 | 565 | Status = EFI_SUCCESS;\r |
eb290d02 FT |
566 | break;\r |
567 | }\r | |
568 | }\r | |
569 | \r | |
eb290d02 | 570 | //\r |
754b489b | 571 | // Check the NVMe cmd execution result\r |
eb290d02 | 572 | //\r |
754b489b TF |
573 | if (Status != EFI_TIMEOUT) {\r |
574 | if ((Cq->Sct == 0) && (Cq->Sc == 0)) {\r | |
575 | Status = EFI_SUCCESS;\r | |
576 | } else {\r | |
577 | Status = EFI_DEVICE_ERROR;\r | |
578 | //\r | |
579 | // Copy the Respose Queue entry for this command to the callers response buffer\r | |
580 | //\r | |
581 | CopyMem(Packet->NvmeCompletion, Cq, sizeof(EFI_NVM_EXPRESS_COMPLETION));\r | |
582 | \r | |
583 | //\r | |
584 | // Dump every completion entry status for debugging.\r | |
585 | //\r | |
586 | DEBUG_CODE_BEGIN();\r | |
587 | NvmeDumpStatus(Cq);\r | |
588 | DEBUG_CODE_END();\r | |
589 | }\r | |
590 | }\r | |
eb290d02 | 591 | \r |
754b489b TF |
592 | if ((Private->CqHdbl[QueueType].Cqh ^= 1) == 0) {\r |
593 | Private->Pt[QueueType] ^= 1;\r | |
594 | }\r | |
eb290d02 | 595 | \r |
d6c55989 | 596 | Data = ReadUnaligned32 ((UINT32*)&Private->CqHdbl[QueueType]);\r |
eb290d02 FT |
597 | PciIo->Mem.Write (\r |
598 | PciIo,\r | |
599 | EfiPciIoWidthUint32,\r | |
600 | NVME_BAR,\r | |
d6c55989 | 601 | NVME_CQHDBL_OFFSET(QueueType, Private->Cap.Dstrd),\r |
eb290d02 | 602 | 1,\r |
7b8883c6 | 603 | &Data\r |
eb290d02 FT |
604 | );\r |
605 | \r | |
606 | EXIT:\r | |
607 | if (MapData != NULL) {\r | |
608 | PciIo->Unmap (\r | |
609 | PciIo,\r | |
610 | MapData\r | |
611 | );\r | |
612 | }\r | |
613 | \r | |
614 | if (MapMeta != NULL) {\r | |
615 | PciIo->Unmap (\r | |
616 | PciIo,\r | |
617 | MapMeta\r | |
618 | );\r | |
619 | }\r | |
620 | \r | |
621 | if (MapPrpList != NULL) {\r | |
622 | PciIo->Unmap (\r | |
623 | PciIo,\r | |
624 | MapPrpList\r | |
625 | );\r | |
626 | }\r | |
627 | \r | |
628 | if (Prp != NULL) {\r | |
629 | PciIo->FreeBuffer (PciIo, PrpListNo, PrpListHost);\r | |
630 | }\r | |
631 | \r | |
632 | if (TimerEvent != NULL) {\r | |
633 | gBS->CloseEvent (TimerEvent);\r | |
634 | }\r | |
635 | return Status;\r | |
636 | }\r | |
637 | \r | |
638 | /**\r | |
d6c55989 | 639 | Used to retrieve the next namespace ID for this NVM Express controller.\r |
eb290d02 | 640 | \r |
d6c55989 FT |
641 | The EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL.GetNextNamespace() function retrieves the next valid\r |
642 | namespace ID on this NVM Express controller.\r | |
eb290d02 | 643 | \r |
d6c55989 FT |
644 | If on input the value pointed to by NamespaceId is 0xFFFFFFFF, then the first valid namespace\r |
645 | ID defined on the NVM Express controller is returned in the location pointed to by NamespaceId\r | |
646 | and a status of EFI_SUCCESS is returned.\r | |
eb290d02 | 647 | \r |
d6c55989 FT |
648 | If on input the value pointed to by NamespaceId is an invalid namespace ID other than 0xFFFFFFFF,\r |
649 | then EFI_INVALID_PARAMETER is returned.\r | |
eb290d02 | 650 | \r |
d6c55989 FT |
651 | If on input the value pointed to by NamespaceId is a valid namespace ID, then the next valid\r |
652 | namespace ID on the NVM Express controller is returned in the location pointed to by NamespaceId,\r | |
653 | and EFI_SUCCESS is returned.\r | |
eb290d02 | 654 | \r |
d6c55989 FT |
655 | If the value pointed to by NamespaceId is the namespace ID of the last namespace on the NVM\r |
656 | Express controller, then EFI_NOT_FOUND is returned.\r | |
657 | \r | |
658 | @param[in] This A pointer to the EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL instance.\r | |
eb290d02 FT |
659 | @param[in,out] NamespaceId On input, a pointer to a legal NamespaceId for an NVM Express\r |
660 | namespace present on the NVM Express controller. On output, a\r | |
661 | pointer to the next NamespaceId of an NVM Express namespace on\r | |
662 | an NVM Express controller. An input value of 0xFFFFFFFF retrieves\r | |
663 | the first NamespaceId for an NVM Express namespace present on an\r | |
664 | NVM Express controller.\r | |
eb290d02 | 665 | \r |
d6c55989 | 666 | @retval EFI_SUCCESS The Namespace ID of the next Namespace was returned.\r |
eb290d02 | 667 | @retval EFI_NOT_FOUND There are no more namespaces defined on this controller.\r |
d6c55989 | 668 | @retval EFI_INVALID_PARAMETER NamespaceId is an invalid value other than 0xFFFFFFFF.\r |
eb290d02 FT |
669 | \r |
670 | **/\r | |
671 | EFI_STATUS\r | |
672 | EFIAPI\r | |
673 | NvmExpressGetNextNamespace (\r | |
d6c55989 FT |
674 | IN EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL *This,\r |
675 | IN OUT UINT32 *NamespaceId\r | |
eb290d02 FT |
676 | )\r |
677 | {\r | |
678 | NVME_CONTROLLER_PRIVATE_DATA *Private;\r | |
679 | NVME_ADMIN_NAMESPACE_DATA *NamespaceData;\r | |
680 | UINT32 NextNamespaceId;\r | |
681 | EFI_STATUS Status;\r | |
682 | \r | |
683 | if ((This == NULL) || (NamespaceId == NULL)) {\r | |
684 | return EFI_INVALID_PARAMETER;\r | |
685 | }\r | |
686 | \r | |
687 | NamespaceData = NULL;\r | |
688 | Status = EFI_NOT_FOUND;\r | |
689 | \r | |
690 | Private = NVME_CONTROLLER_PRIVATE_DATA_FROM_PASS_THRU (This);\r | |
691 | //\r | |
692 | // If the NamespaceId input value is 0xFFFFFFFF, then get the first valid namespace ID\r | |
693 | //\r | |
694 | if (*NamespaceId == 0xFFFFFFFF) {\r | |
695 | //\r | |
696 | // Start with the first namespace ID\r | |
697 | //\r | |
698 | NextNamespaceId = 1;\r | |
699 | //\r | |
700 | // Allocate buffer for Identify Namespace data.\r | |
701 | //\r | |
702 | NamespaceData = (NVME_ADMIN_NAMESPACE_DATA *)AllocateZeroPool (sizeof (NVME_ADMIN_NAMESPACE_DATA));\r | |
703 | \r | |
704 | if (NamespaceData == NULL) {\r | |
705 | return EFI_NOT_FOUND;\r | |
706 | }\r | |
707 | \r | |
708 | Status = NvmeIdentifyNamespace (Private, NextNamespaceId, NamespaceData);\r | |
709 | if (EFI_ERROR(Status)) {\r | |
710 | goto Done;\r | |
711 | }\r | |
712 | \r | |
713 | *NamespaceId = NextNamespaceId;\r | |
eb290d02 FT |
714 | } else {\r |
715 | if (*NamespaceId >= Private->ControllerData->Nn) {\r | |
716 | return EFI_INVALID_PARAMETER;\r | |
717 | }\r | |
718 | \r | |
719 | NextNamespaceId = *NamespaceId + 1;\r | |
720 | //\r | |
721 | // Allocate buffer for Identify Namespace data.\r | |
722 | //\r | |
723 | NamespaceData = (NVME_ADMIN_NAMESPACE_DATA *)AllocateZeroPool (sizeof (NVME_ADMIN_NAMESPACE_DATA));\r | |
724 | if (NamespaceData == NULL) {\r | |
725 | return EFI_NOT_FOUND;\r | |
726 | }\r | |
727 | \r | |
728 | Status = NvmeIdentifyNamespace (Private, NextNamespaceId, NamespaceData);\r | |
729 | if (EFI_ERROR(Status)) {\r | |
730 | goto Done;\r | |
731 | }\r | |
732 | \r | |
733 | *NamespaceId = NextNamespaceId;\r | |
eb290d02 FT |
734 | }\r |
735 | \r | |
736 | Done:\r | |
737 | if (NamespaceData != NULL) {\r | |
738 | FreePool(NamespaceData);\r | |
739 | }\r | |
740 | \r | |
741 | return Status;\r | |
742 | }\r | |
743 | \r | |
744 | /**\r | |
d6c55989 FT |
745 | Used to translate a device path node to a namespace ID.\r |
746 | \r | |
747 | The EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL.GetNamespace() function determines the namespace ID associated with the\r | |
748 | namespace described by DevicePath.\r | |
eb290d02 | 749 | \r |
d6c55989 FT |
750 | If DevicePath is a device path node type that the NVM Express Pass Thru driver supports, then the NVM Express\r |
751 | Pass Thru driver will attempt to translate the contents DevicePath into a namespace ID.\r | |
eb290d02 | 752 | \r |
d6c55989 FT |
753 | If this translation is successful, then that namespace ID is returned in NamespaceId, and EFI_SUCCESS is returned\r |
754 | \r | |
755 | @param[in] This A pointer to the EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL instance.\r | |
eb290d02 FT |
756 | @param[in] DevicePath A pointer to the device path node that describes an NVM Express namespace on\r |
757 | the NVM Express controller.\r | |
758 | @param[out] NamespaceId The NVM Express namespace ID contained in the device path node.\r | |
eb290d02 | 759 | \r |
d6c55989 FT |
760 | @retval EFI_SUCCESS DevicePath was successfully translated to NamespaceId.\r |
761 | @retval EFI_INVALID_PARAMETER If DevicePath or NamespaceId are NULL, then EFI_INVALID_PARAMETER is returned.\r | |
eb290d02 FT |
762 | @retval EFI_UNSUPPORTED If DevicePath is not a device path node type that the NVM Express Pass Thru driver\r |
763 | supports, then EFI_UNSUPPORTED is returned.\r | |
d6c55989 FT |
764 | @retval EFI_NOT_FOUND If DevicePath is a device path node type that the NVM Express Pass Thru driver\r |
765 | supports, but there is not a valid translation from DevicePath to a namespace ID,\r | |
766 | then EFI_NOT_FOUND is returned.\r | |
eb290d02 FT |
767 | **/\r |
768 | EFI_STATUS\r | |
769 | EFIAPI\r | |
770 | NvmExpressGetNamespace (\r | |
d6c55989 | 771 | IN EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL *This,\r |
eb290d02 | 772 | IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r |
d6c55989 | 773 | OUT UINT32 *NamespaceId\r |
eb290d02 FT |
774 | )\r |
775 | {\r | |
776 | NVME_NAMESPACE_DEVICE_PATH *Node;\r | |
777 | \r | |
d6c55989 | 778 | if ((This == NULL) || (DevicePath == NULL) || (NamespaceId == NULL)) {\r |
eb290d02 FT |
779 | return EFI_INVALID_PARAMETER;\r |
780 | }\r | |
781 | \r | |
782 | if (DevicePath->Type != MESSAGING_DEVICE_PATH) {\r | |
783 | return EFI_UNSUPPORTED;\r | |
784 | }\r | |
785 | \r | |
786 | Node = (NVME_NAMESPACE_DEVICE_PATH *)DevicePath;\r | |
787 | \r | |
788 | if (DevicePath->SubType == MSG_NVME_NAMESPACE_DP) {\r | |
789 | if (DevicePathNodeLength(DevicePath) != sizeof(NVME_NAMESPACE_DEVICE_PATH)) {\r | |
790 | return EFI_NOT_FOUND;\r | |
791 | }\r | |
792 | \r | |
d6c55989 | 793 | *NamespaceId = Node->NamespaceId;\r |
eb290d02 FT |
794 | \r |
795 | return EFI_SUCCESS;\r | |
796 | } else {\r | |
797 | return EFI_UNSUPPORTED;\r | |
798 | }\r | |
799 | }\r | |
800 | \r | |
801 | /**\r | |
802 | Used to allocate and build a device path node for an NVM Express namespace on an NVM Express controller.\r | |
803 | \r | |
d6c55989 | 804 | The EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL.BuildDevicePath() function allocates and builds a single device\r |
eb290d02 FT |
805 | path node for the NVM Express namespace specified by NamespaceId.\r |
806 | \r | |
d6c55989 | 807 | If the NamespaceId is not valid, then EFI_NOT_FOUND is returned.\r |
eb290d02 FT |
808 | \r |
809 | If DevicePath is NULL, then EFI_INVALID_PARAMETER is returned.\r | |
810 | \r | |
811 | If there are not enough resources to allocate the device path node, then EFI_OUT_OF_RESOURCES is returned.\r | |
812 | \r | |
813 | Otherwise, DevicePath is allocated with the boot service AllocatePool(), the contents of DevicePath are\r | |
814 | initialized to describe the NVM Express namespace specified by NamespaceId, and EFI_SUCCESS is returned.\r | |
815 | \r | |
d6c55989 | 816 | @param[in] This A pointer to the EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL instance.\r |
eb290d02 FT |
817 | @param[in] NamespaceId The NVM Express namespace ID for which a device path node is to be\r |
818 | allocated and built. Caller must set the NamespaceId to zero if the\r | |
819 | device path node will contain a valid UUID.\r | |
eb290d02 FT |
820 | @param[in,out] DevicePath A pointer to a single device path node that describes the NVM Express\r |
821 | namespace specified by NamespaceId. This function is responsible for\r | |
822 | allocating the buffer DevicePath with the boot service AllocatePool().\r | |
823 | It is the caller's responsibility to free DevicePath when the caller\r | |
824 | is finished with DevicePath.\r | |
825 | @retval EFI_SUCCESS The device path node that describes the NVM Express namespace specified\r | |
826 | by NamespaceId was allocated and returned in DevicePath.\r | |
d6c55989 | 827 | @retval EFI_NOT_FOUND The NamespaceId is not valid.\r |
eb290d02 FT |
828 | @retval EFI_INVALID_PARAMETER DevicePath is NULL.\r |
829 | @retval EFI_OUT_OF_RESOURCES There are not enough resources to allocate the DevicePath node.\r | |
830 | \r | |
831 | **/\r | |
832 | EFI_STATUS\r | |
833 | EFIAPI\r | |
834 | NvmExpressBuildDevicePath (\r | |
d6c55989 | 835 | IN EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL *This,\r |
eb290d02 | 836 | IN UINT32 NamespaceId,\r |
eb290d02 FT |
837 | IN OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath\r |
838 | )\r | |
839 | {\r | |
eb290d02 | 840 | NVME_NAMESPACE_DEVICE_PATH *Node;\r |
d6c55989 FT |
841 | NVME_CONTROLLER_PRIVATE_DATA *Private;\r |
842 | EFI_STATUS Status;\r | |
843 | NVME_ADMIN_NAMESPACE_DATA *NamespaceData;\r | |
eb290d02 FT |
844 | \r |
845 | //\r | |
846 | // Validate parameters\r | |
847 | //\r | |
848 | if ((This == NULL) || (DevicePath == NULL)) {\r | |
849 | return EFI_INVALID_PARAMETER;\r | |
850 | }\r | |
851 | \r | |
eb290d02 FT |
852 | if (NamespaceId == 0) {\r |
853 | return EFI_NOT_FOUND;\r | |
854 | }\r | |
855 | \r | |
d6c55989 FT |
856 | Status = EFI_SUCCESS;\r |
857 | Private = NVME_CONTROLLER_PRIVATE_DATA_FROM_PASS_THRU (This);\r | |
eb290d02 | 858 | \r |
d6c55989 | 859 | Node = (NVME_NAMESPACE_DEVICE_PATH *)AllocateZeroPool (sizeof (NVME_NAMESPACE_DEVICE_PATH));\r |
eb290d02 FT |
860 | if (Node == NULL) {\r |
861 | return EFI_OUT_OF_RESOURCES;\r | |
862 | }\r | |
863 | \r | |
864 | Node->Header.Type = MESSAGING_DEVICE_PATH;\r | |
865 | Node->Header.SubType = MSG_NVME_NAMESPACE_DP;\r | |
866 | SetDevicePathNodeLength (&Node->Header, sizeof (NVME_NAMESPACE_DEVICE_PATH));\r | |
867 | Node->NamespaceId = NamespaceId;\r | |
d6c55989 FT |
868 | \r |
869 | //\r | |
870 | // Allocate a buffer for Identify Namespace data.\r | |
871 | //\r | |
872 | NamespaceData = NULL;\r | |
873 | NamespaceData = AllocateZeroPool(sizeof (NVME_ADMIN_NAMESPACE_DATA));\r | |
874 | if(NamespaceData == NULL) {\r | |
875 | Status = EFI_OUT_OF_RESOURCES;\r | |
876 | goto Exit;\r | |
877 | }\r | |
878 | \r | |
879 | //\r | |
880 | // Get UUID from specified Identify Namespace data.\r | |
881 | //\r | |
882 | Status = NvmeIdentifyNamespace (\r | |
883 | Private,\r | |
884 | NamespaceId,\r | |
885 | (VOID *)NamespaceData\r | |
886 | );\r | |
887 | \r | |
888 | if (EFI_ERROR(Status)) {\r | |
889 | goto Exit;\r | |
890 | }\r | |
891 | \r | |
892 | Node->NamespaceUuid = NamespaceData->Eui64;\r | |
eb290d02 FT |
893 | \r |
894 | *DevicePath = (EFI_DEVICE_PATH_PROTOCOL *)Node;\r | |
d6c55989 FT |
895 | \r |
896 | Exit:\r | |
897 | if(NamespaceData != NULL) {\r | |
898 | FreePool (NamespaceData);\r | |
899 | }\r | |
900 | \r | |
901 | if (EFI_ERROR (Status)) {\r | |
902 | FreePool (Node);\r | |
903 | }\r | |
904 | \r | |
905 | return Status;\r | |
eb290d02 FT |
906 | }\r |
907 | \r |