]>
Commit | Line | Data |
---|---|---|
7798fb83 | 1 | ## @file UefiCpuPkg.dec\r |
7798fb83 HT |
2 | # This Package provides UEFI compatible CPU modules and libraries.\r |
3 | #\r | |
3eb69b08 | 4 | # Copyright (c) 2007 - 2019, Intel Corporation. All rights reserved.<BR>\r |
7798fb83 | 5 | #\r |
0acd8697 | 6 | # SPDX-License-Identifier: BSD-2-Clause-Patent\r |
7798fb83 HT |
7 | #\r |
8 | ##\r | |
9 | \r | |
10 | [Defines]\r | |
11 | DEC_SPECIFICATION = 0x00010005\r | |
12 | PACKAGE_NAME = UefiCpuPkg\r | |
abae030a | 13 | PACKAGE_UNI_FILE = UefiCpuPkg.uni\r |
7798fb83 | 14 | PACKAGE_GUID = 2171df9b-0d39-45aa-ac37-2de190010d23\r |
30142a32 | 15 | PACKAGE_VERSION = 0.90\r |
7798fb83 HT |
16 | \r |
17 | [Includes]\r | |
18 | Include\r | |
19 | \r | |
20 | [LibraryClasses]\r | |
21 | ## @libraryclass Defines some routines that are generic for IA32 family CPU\r | |
22 | ## to be UEFI specification compliant.\r | |
23 | ##\r | |
24 | UefiCpuLib|Include/Library/UefiCpuLib.h\r | |
25 | \r | |
548013c0 JF |
26 | ## @libraryclass Defines some routines that are used to register/manage/program\r |
27 | ## CPU features.\r | |
28 | ##\r | |
245e98bf | 29 | RegisterCpuFeaturesLib|Include/Library/RegisterCpuFeaturesLib.h\r |
548013c0 | 30 | \r |
7798fb83 HT |
31 | [LibraryClasses.IA32, LibraryClasses.X64]\r |
32 | ## @libraryclass Provides functions to manage MTRR settings on IA32 and X64 CPUs.\r | |
33 | ##\r | |
34 | MtrrLib|Include/Library/MtrrLib.h\r | |
35 | \r | |
36 | ## @libraryclass Provides functions to manage the Local APIC on IA32 and X64 CPUs.\r | |
37 | ##\r | |
38 | LocalApicLib|Include/Library/LocalApicLib.h\r | |
d947a4cc MK |
39 | \r |
40 | ## @libraryclass Provides platform specific initialization functions in the SEC phase.\r | |
41 | ##\r | |
42 | PlatformSecLib|Include/Library/PlatformSecLib.h\r | |
529a5a86 | 43 | \r |
406c7200 MK |
44 | ## @libraryclass Public include file for the SMM CPU Platform Hook Library.\r |
45 | ##\r | |
46 | SmmCpuPlatformHookLib|Include/Library/SmmCpuPlatformHookLib.h\r | |
529a5a86 | 47 | \r |
406c7200 MK |
48 | ## @libraryclass Provides the CPU specific programming for PiSmmCpuDxeSmm module.\r |
49 | ##\r | |
50 | SmmCpuFeaturesLib|Include/Library/SmmCpuFeaturesLib.h\r | |
51 | \r | |
87896d03 JF |
52 | ## @libraryclass Provides functions to support MP services on CpuMpPei and CpuDxe module.\r |
53 | ##\r | |
54 | MpInitLib|Include/Library/MpInitLib.h\r | |
55 | \r | |
7798fb83 HT |
56 | [Guids]\r |
57 | gUefiCpuPkgTokenSpaceGuid = { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa, 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }}\r | |
f7c11c53 | 58 | gMsegSmramGuid = { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1, 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }}\r |
7798fb83 | 59 | \r |
98f4a565 JF |
60 | ## Include/Guid/CpuFeaturesSetDone.h\r |
61 | gEdkiiCpuFeaturesSetDoneGuid = { 0xa82485ce, 0xad6b, 0x4101, { 0x99, 0xd3, 0xe1, 0x35, 0x8c, 0x9e, 0x7e, 0x37 }}\r | |
62 | \r | |
e000e774 JF |
63 | ## Include/Guid/CpuFeaturesInitDone.h\r |
64 | gEdkiiCpuFeaturesInitDoneGuid = { 0xc77c3a41, 0x61ab, 0x4143, { 0x98, 0x3e, 0x33, 0x39, 0x28, 0x6, 0x28, 0xe5 }}\r | |
65 | \r | |
25390997 HW |
66 | ## Include/Guid/MicrocodePatchHob.h\r |
67 | gEdkiiMicrocodePatchHobGuid = { 0xd178f11d, 0x8716, 0x418e, { 0xa1, 0x31, 0x96, 0x7d, 0x2a, 0xc4, 0x28, 0x43 }}\r | |
68 | \r | |
406c7200 MK |
69 | [Protocols]\r |
70 | ## Include/Protocol/SmmCpuService.h\r | |
71 | gEfiSmmCpuServiceProtocolGuid = { 0x1d202cab, 0xc8ab, 0x4d5c, { 0x94, 0xf7, 0x3c, 0xfc, 0xc0, 0xd3, 0xd3, 0x35 }}\r | |
529a5a86 | 72 | \r |
f7c11c53 MK |
73 | ## Include/Protocol/SmMonitorInit.h\r |
74 | gEfiSmMonitorInitProtocolGuid = { 0x228f344d, 0xb3de, 0x43bb, { 0xa4, 0xd7, 0xea, 0x20, 0xb, 0x1b, 0x14, 0x82 }}\r | |
75 | \r | |
abae030a LG |
76 | #\r |
77 | # [Error.gUefiCpuPkgTokenSpaceGuid]\r | |
78 | # 0x80000001 | Invalid value provided.\r | |
79 | #\r | |
80 | \r | |
ebfbb701 ED |
81 | [Ppis]\r |
82 | gEdkiiPeiMpServices2PpiGuid = { 0x5cb9cb3d, 0x31a4, 0x480c, { 0x94, 0x98, 0x29, 0xd2, 0x69, 0xba, 0xcf, 0xba}}\r | |
83 | \r | |
529a5a86 MK |
84 | [PcdsFeatureFlag]\r |
85 | ## Indicates if SMM Profile will be enabled.\r | |
86 | # If enabled, instruction executions in and data accesses to memory outside of SMRAM will be logged.\r | |
f64a597d RN |
87 | # In X64 build, it could not be enabled when PcdCpuSmmRestrictedMemoryAccess is TRUE.\r |
88 | # In IA32 build, the page table memory is not marked as read-only when it is enabled.\r | |
529a5a86 MK |
89 | # This PCD is only for validation purpose. It should be set to false in production.<BR><BR>\r |
90 | # TRUE - SMM Profile will be enabled.<BR>\r | |
91 | # FALSE - SMM Profile will be disabled.<BR>\r | |
92 | # @Prompt Enable SMM Profile.\r | |
93 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileEnable|FALSE|BOOLEAN|0x32132109\r | |
94 | \r | |
95 | ## Indicates if the SMM profile log buffer is a ring buffer.\r | |
96 | # If disabled, no additional log can be done when the buffer is full.<BR><BR>\r | |
97 | # TRUE - the SMM profile log buffer is a ring buffer.<BR>\r | |
98 | # FALSE - the SMM profile log buffer is a normal buffer.<BR>\r | |
99 | # @Prompt The SMM profile log buffer is a ring buffer.\r | |
100 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileRingBuffer|FALSE|BOOLEAN|0x3213210a\r | |
101 | \r | |
102 | ## Indicates if SMM Startup AP in a blocking fashion.\r | |
103 | # TRUE - SMM Startup AP in a blocking fashion.<BR>\r | |
104 | # FALSE - SMM Startup AP in a non-blocking fashion.<BR>\r | |
105 | # @Prompt SMM Startup AP in a blocking fashion.\r | |
106 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|FALSE|BOOLEAN|0x32132108\r | |
107 | \r | |
108 | ## Indicates if SMM Stack Guard will be enabled.\r | |
509f8425 | 109 | # If enabled, stack overflow in SMM can be caught, preventing chaotic consequences.<BR><BR>\r |
529a5a86 MK |
110 | # TRUE - SMM Stack Guard will be enabled.<BR>\r |
111 | # FALSE - SMM Stack Guard will be disabled.<BR>\r | |
112 | # @Prompt Enable SMM Stack Guard.\r | |
509f8425 | 113 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackGuard|TRUE|BOOLEAN|0x1000001C\r |
529a5a86 MK |
114 | \r |
115 | ## Indicates if BSP election in SMM will be enabled.\r | |
116 | # If enabled, a BSP will be dynamically elected among all processors in each SMI.\r | |
117 | # Otherwise, processor 0 is always as BSP in each SMI.<BR><BR>\r | |
118 | # TRUE - BSP election in SMM will be enabled.<BR>\r | |
119 | # FALSE - BSP election in SMM will be disabled.<BR>\r | |
120 | # @Prompt Enable BSP election in SMM.\r | |
121 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmEnableBspElection|TRUE|BOOLEAN|0x32132106\r | |
122 | \r | |
123 | ## Indicates if CPU SMM hot-plug will be enabled.<BR><BR>\r | |
124 | # TRUE - SMM CPU hot-plug will be enabled.<BR>\r | |
125 | # FALSE - SMM CPU hot-plug will be disabled.<BR>\r | |
126 | # @Prompt SMM CPU hot-plug.\r | |
127 | gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugSupport|FALSE|BOOLEAN|0x3213210C\r | |
128 | \r | |
129 | ## Indicates if SMM Debug will be enabled.\r | |
130 | # If enabled, hardware breakpoints in SMRAM can be set outside of SMM mode and take effect in SMM.<BR><BR>\r | |
131 | # TRUE - SMM Debug will be enabled.<BR>\r | |
132 | # FALSE - SMM Debug will be disabled.<BR>\r | |
133 | # @Prompt Enable SMM Debug.\r | |
134 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|FALSE|BOOLEAN|0x1000001B\r | |
135 | \r | |
136 | ## Indicates if lock SMM Feature Control MSR.<BR><BR>\r | |
137 | # TRUE - SMM Feature Control MSR will be locked.<BR>\r | |
138 | # FALSE - SMM Feature Control MSR will not be locked.<BR>\r | |
139 | # @Prompt Lock SMM Feature Control MSR.\r | |
140 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmFeatureControlMsrLock|TRUE|BOOLEAN|0x3213210B\r | |
141 | \r | |
dd017041 SF |
142 | ## Indicates if FIT based microcode shadowing will be enabled.<BR><BR>\r |
143 | # TRUE - FIT base microcode shadowing will be enabled.<BR>\r | |
144 | # FALSE - FIT base microcode shadowing will be disabled.<BR>\r | |
145 | # @Prompt FIT based microcode shadowing.\r | |
146 | gUefiCpuPkgTokenSpaceGuid.PcdCpuShadowMicrocodeByFit|FALSE|BOOLEAN|0x3213210D\r | |
147 | \r | |
adb9f50e JW |
148 | [PcdsFixedAtBuild]\r |
149 | ## List of exception vectors which need switching stack.\r | |
150 | # This PCD will only take into effect if PcdCpuStackGuard is enabled.\r | |
151 | # By default exception #DD(8), #PF(14) are supported.\r | |
152 | # @Prompt Specify exception vectors which need switching stack.\r | |
153 | gUefiCpuPkgTokenSpaceGuid.PcdCpuStackSwitchExceptionList|{0x08, 0x0E}|VOID*|0x30002000\r | |
154 | \r | |
155 | ## Size of good stack for an exception.\r | |
156 | # This PCD will only take into effect if PcdCpuStackGuard is enabled.\r | |
157 | # @Prompt Specify size of good stack of exception which need switching stack.\r | |
158 | gUefiCpuPkgTokenSpaceGuid.PcdCpuKnownGoodStackSize|2048|UINT32|0x30002001\r | |
159 | \r | |
9caaa79d ED |
160 | ## Count of pre allocated SMM MP tokens per chunk.\r |
161 | # @Prompt Specify the count of pre allocated SMM MP tokens per chunk.\r | |
162 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmMpTokenCountPerChunk|64|UINT32|0x30002002\r | |
163 | \r | |
7798fb83 | 164 | [PcdsFixedAtBuild, PcdsPatchableInModule]\r |
529a5a86 MK |
165 | ## This value is the CPU Local APIC base address, which aligns the address on a 4-KByte boundary.\r |
166 | # @Prompt Configure base address of CPU Local APIC\r | |
abae030a | 167 | # @Expression 0x80000001 | (gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress & 0xfff) == 0\r |
7798fb83 | 168 | gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress|0xfee00000|UINT32|0x00000001\r |
529a5a86 | 169 | \r |
abae030a LG |
170 | ## Specifies delay value in microseconds after sending out an INIT IPI.\r |
171 | # @Prompt Configure delay value after send an INIT IPI\r | |
cf1eb6e6 | 172 | gUefiCpuPkgTokenSpaceGuid.PcdCpuInitIpiDelayInMicroSeconds|10000|UINT32|0x30000002\r |
529a5a86 | 173 | \r |
6a26a597 CF |
174 | ## This value specifies the Application Processor (AP) stack size, used for Mp Service, which must\r |
175 | ## aligns the address on a 4-KByte boundary.\r | |
176 | # @Prompt Configure stack size for Application Processor (AP)\r | |
177 | gUefiCpuPkgTokenSpaceGuid.PcdCpuApStackSize|0x8000|UINT32|0x00000003\r | |
7798fb83 | 178 | \r |
d947a4cc MK |
179 | ## Specifies stack size in the temporary RAM. 0 means half of TemporaryRamSize.\r |
180 | # @Prompt Stack size in the temporary RAM.\r | |
181 | gUefiCpuPkgTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0|UINT32|0x10001003\r | |
182 | \r | |
529a5a86 MK |
183 | ## Specifies buffer size in bytes to save SMM profile data. The value should be a multiple of 4KB.\r |
184 | # @Prompt SMM profile data buffer size.\r | |
185 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileSize|0x200000|UINT32|0x32132107\r | |
186 | \r | |
187 | ## Specifies stack size in bytes for each processor in SMM.\r | |
188 | # @Prompt Processor stack size in SMM.\r | |
189 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x2000|UINT32|0x32132105\r | |
190 | \r | |
3eb69b08 JY |
191 | ## Specifies shadow stack size in bytes for each processor in SMM.\r |
192 | # @Prompt Processor shadow stack size in SMM.\r | |
193 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmShadowStackSize|0x2000|UINT32|0x3213210E\r | |
194 | \r | |
529a5a86 MK |
195 | ## Indicates if SMM Code Access Check is enabled.\r |
196 | # If enabled, the SMM handler cannot execute the code outside SMM regions.\r | |
197 | # This PCD is suggested to TRUE in production image.<BR><BR>\r | |
198 | # TRUE - SMM Code Access Check will be enabled.<BR>\r | |
199 | # FALSE - SMM Code Access Check will be disabled.<BR>\r | |
200 | # @Prompt SMM Code Access Check.\r | |
201 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmCodeAccessCheckEnable|TRUE|BOOLEAN|0x60000013\r | |
202 | \r | |
46309b11 JF |
203 | ## Specifies the number of variable MTRRs reserved for OS use. The default number of\r |
204 | # MTRRs reserved for OS use is 2.\r | |
205 | # @Prompt Number of reserved variable MTRRs.\r | |
206 | gUefiCpuPkgTokenSpaceGuid.PcdCpuNumberOfReservedVariableMtrrs|0x2|UINT32|0x00000015\r | |
207 | \r | |
f7c11c53 MK |
208 | ## Specifies buffer size in bytes for STM exception stack. The value should be a multiple of 4KB.\r |
209 | # @Prompt STM exception stack size.\r | |
210 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStmExceptionStackSize|0x1000|UINT32|0x32132111\r | |
211 | \r | |
212 | ## Specifies buffer size in bytes of MSEG. The value should be a multiple of 4KB.\r | |
213 | # @Prompt MSEG size.\r | |
214 | gUefiCpuPkgTokenSpaceGuid.PcdCpuMsegSize|0x200000|UINT32|0x32132112\r | |
215 | \r | |
98eb0095 JF |
216 | ## Specifies the supported CPU features bit in array.\r |
217 | # @Prompt Supported CPU features.\r | |
7eee4e1e JF |
218 | gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSupport|{0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}|VOID*|0x00000016\r |
219 | \r | |
98eb0095 JF |
220 | ## Specifies if CPU features will be initialized after SMM relocation.\r |
221 | # @Prompt If CPU features will be initialized after SMM relocation.\r | |
82e75ac6 JF |
222 | gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesInitAfterSmmRelocation|FALSE|BOOLEAN|0x0000001C\r |
223 | \r | |
98eb0095 JF |
224 | ## Specifies if CPU features will be initialized during S3 resume.\r |
225 | # @Prompt If CPU features will be initialized during S3 resume.\r | |
82e75ac6 JF |
226 | gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesInitOnS3Resume|FALSE|BOOLEAN|0x0000001D\r |
227 | \r | |
30781feb DK |
228 | ## Specifies CPUID Leaf 0x15 Time Stamp Counter and Nominal Core Crystal Clock Frequency.\r |
229 | # TSC Frequency = ECX (core crystal clock frequency) * EBX/EAX.\r | |
230 | # Intel Xeon Processor Scalable Family with CPUID signature 06_55H = 25000000 (25MHz)\r | |
231 | # 6th and 7th generation Intel Core processors and Intel Xeon W Processor Family = 24000000 (24MHz)\r | |
232 | # Intel Atom processors based on Goldmont Microarchitecture with CPUID signature 06_5CH = 19200000 (19.2MHz)\r | |
233 | # @Prompt This PCD is the nominal frequency of the core crystal clock in Hz as is CPUID Leaf 0x15:ECX\r | |
234 | gUefiCpuPkgTokenSpaceGuid.PcdCpuCoreCrystalClockFrequency|24000000|UINT64|0x32132113\r | |
235 | \r | |
f79fcf45 | 236 | [PcdsFixedAtBuild, PcdsPatchableInModule, PcdsDynamic, PcdsDynamicEx]\r |
b1e01bd4 JF |
237 | ## Specifies max supported number of Logical Processors.\r |
238 | # @Prompt Configure max supported number of Logical Processors\r | |
239 | gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|64|UINT32|0x00000002\r | |
f79fcf45 JF |
240 | ## Specifies timeout value in microseconds for the BSP to detect all APs for the first time.\r |
241 | # @Prompt Timeout for the BSP to detect all APs for the first time.\r | |
242 | gUefiCpuPkgTokenSpaceGuid.PcdCpuApInitTimeOutInMicroSeconds|50000|UINT32|0x00000004\r | |
778832bc LE |
243 | ## Specifies the number of Logical Processors that are available in the\r |
244 | # preboot environment after platform reset, including BSP and APs. Possible\r | |
245 | # values:<BR><BR>\r | |
246 | # zero (default) - PcdCpuBootLogicalProcessorNumber is ignored, and\r | |
247 | # PcdCpuApInitTimeOutInMicroSeconds limits the initial AP\r | |
248 | # detection by the BSP.<BR>\r | |
249 | # nonzero - PcdCpuApInitTimeOutInMicroSeconds is ignored. The initial\r | |
250 | # AP detection finishes only when the detected CPU count\r | |
251 | # (BSP plus APs) reaches the value of\r | |
252 | # PcdCpuBootLogicalProcessorNumber, regardless of how long\r | |
253 | # that takes.<BR>\r | |
254 | # @Prompt Number of Logical Processors available after platform reset.\r | |
255 | gUefiCpuPkgTokenSpaceGuid.PcdCpuBootLogicalProcessorNumber|0|UINT32|0x00000008\r | |
30314463 JF |
256 | ## Specifies the base address of the first microcode Patch in the microcode Region.\r |
257 | # @Prompt Microcode Region base address.\r | |
258 | gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0x0|UINT64|0x00000005\r | |
259 | ## Specifies the size of the microcode Region.\r | |
260 | # @Prompt Microcode Region size.\r | |
261 | gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x0|UINT64|0x00000006\r | |
54a3e8c9 JF |
262 | ## Specifies the AP wait loop state during POST phase.\r |
263 | # The value is defined as below.<BR><BR>\r | |
264 | # 1: Place AP in the Hlt-Loop state.<BR>\r | |
265 | # 2: Place AP in the Mwait-Loop state.<BR>\r | |
266 | # 3: Place AP in the Run-Loop state.<BR>\r | |
267 | # @Prompt The AP wait loop state.\r | |
268 | # @ValidRange 0x80000001 | 1 - 3\r | |
269 | gUefiCpuPkgTokenSpaceGuid.PcdCpuApLoopMode|1|UINT8|0x60008006\r | |
9d39ed93 JF |
270 | ## Specifies the AP target C-state for Mwait during POST phase.\r |
271 | # The default value 0 means C1 state.\r | |
272 | # The value is defined as below.<BR><BR>\r | |
273 | # @Prompt The specified AP target C-state for Mwait.\r | |
274 | gUefiCpuPkgTokenSpaceGuid.PcdCpuApTargetCstate|0|UINT8|0x00000007\r | |
f79fcf45 | 275 | \r |
b43dd229 LE |
276 | ## Specifies timeout value in microseconds for the BSP in SMM to wait for all APs to come into SMM.\r |
277 | # @Prompt AP synchronization timeout value in SMM.\r | |
278 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000000|UINT64|0x32132104\r | |
279 | \r | |
280 | ## Indicates the CPU synchronization method used when processing an SMI.\r | |
281 | # 0x00 - Traditional CPU synchronization method.<BR>\r | |
282 | # 0x01 - Relaxed CPU synchronization method.<BR>\r | |
283 | # @Prompt SMM CPU Synchronization Method.\r | |
284 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmSyncMode|0x00|UINT8|0x60000014\r | |
285 | \r | |
0a70d1c3 JF |
286 | ## Specifies the On-demand clock modulation duty cycle when ACPI feature is enabled.\r |
287 | # @Prompt The encoded values for target duty cycle modulation.\r | |
288 | # @ValidRange 0x80000001 | 0 - 15\r | |
289 | gUefiCpuPkgTokenSpaceGuid.PcdCpuClockModulationDutyCycle|0x0|UINT8|0x0000001A\r | |
290 | \r | |
291 | ## Indicates if the current boot is a power-on reset.<BR><BR>\r | |
292 | # TRUE - Current boot is a power-on reset.<BR>\r | |
293 | # FALSE - Current boot is not a power-on reset.<BR>\r | |
294 | # @Prompt Current boot is a power-on reset.\r | |
295 | gUefiCpuPkgTokenSpaceGuid.PcdIsPowerOnReset|FALSE|BOOLEAN|0x0000001B\r | |
296 | \r | |
87184487 RN |
297 | [PcdsFixedAtBuild.X64, PcdsPatchableInModule.X64, PcdsDynamic.X64, PcdsDynamicEx.X64]\r |
298 | ## Indicate access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.\r | |
299 | # MMIO access is always allowed regardless of the value of this PCD.\r | |
300 | # Loose of such restriction is only required by RAS components in X64 platforms.\r | |
301 | # The PCD value is considered as constantly TRUE in IA32 platforms.\r | |
302 | # When the PCD value is TRUE, page table is initialized to cover all memory spaces\r | |
303 | # and the memory occupied by page table is protected by page table itself as read-only.\r | |
f64a597d RN |
304 | # In X64 build, it cannot be enabled at the same time with SMM profile feature (PcdCpuSmmProfileEnable).\r |
305 | # In X64 build, it could not be enabled also at the same time with heap guard feature for SMM\r | |
306 | # (PcdHeapGuardPropertyMask in MdeModulePkg).\r | |
307 | # In IA32 build, page table memory is not marked as read-only when either SMM profile feature (PcdCpuSmmProfileEnable)\r | |
308 | # or heap guard feature for SMM (PcdHeapGuardPropertyMask in MdeModulePkg) is enabled.\r | |
87184487 RN |
309 | # TRUE - Access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.<BR>\r |
310 | # FALSE - Access to any type of non-SMRAM memory after SmmReadyToLock is allowed.<BR>\r | |
311 | # @Prompt Access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.\r | |
312 | gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmRestrictedMemoryAccess|TRUE|BOOLEAN|0x3213210F\r | |
313 | \r | |
529a5a86 MK |
314 | [PcdsDynamic, PcdsDynamicEx]\r |
315 | ## Contains the pointer to a CPU S3 data buffer of structure ACPI_CPU_DATA.\r | |
316 | # @Prompt The pointer to a CPU S3 data buffer.\r | |
317 | # @ValidList 0x80000001 | 0\r | |
318 | gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress|0x0|UINT64|0x60000010\r | |
319 | \r | |
320 | ## Contains the pointer to a CPU Hot Plug Data structure if CPU hot-plug is supported.\r | |
321 | # @Prompt The pointer to CPU Hot Plug Data.\r | |
322 | # @ValidList 0x80000001 | 0\r | |
323 | gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugDataAddress|0x0|UINT64|0x60000011\r | |
324 | \r | |
7eee4e1e JF |
325 | ## Indicates processor feature capabilities, each bit corresponding to a specific feature.\r |
326 | # @Prompt Processor feature capabilities.\r | |
327 | # @ValidList 0x80000001 | 0\r | |
328 | gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesCapability|{0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}|VOID*|0x00000018\r | |
329 | \r | |
6214ffb4 ED |
330 | ## As input, specifies user's desired settings for enabling/disabling processor features.\r |
331 | ## As output, specifies actual settings for processor features, each bit corresponding to a specific feature.\r | |
332 | # @Prompt As input, specifies user's desired processor feature settings. As output, specifies actual processor feature settings.\r | |
7eee4e1e JF |
333 | # @ValidList 0x80000001 | 0\r |
334 | gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSetting|{0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}|VOID*|0x00000019\r | |
335 | \r | |
234d4c5f | 336 | ## Contains the size of memory required when CPU processor trace is enabled.<BR><BR>\r |
34b6a0e2 ED |
337 | # Processor trace is enabled through set BIT44(CPU_FEATURE_PROC_TRACE) in PcdCpuFeaturesSetting.<BR><BR>\r |
338 | # This PCD is ignored if CPU processor trace is disabled.<BR><BR>\r | |
339 | # Default value is 0x00 which means 4KB of memory is allocated if CPU processor trace is enabled.<BR>\r | |
234d4c5f ED |
340 | # 0x0 - 4K.<BR>\r |
341 | # 0x1 - 8K.<BR>\r | |
342 | # 0x2 - 16K.<BR>\r | |
343 | # 0x3 - 32K.<BR>\r | |
344 | # 0x4 - 64K.<BR>\r | |
345 | # 0x5 - 128K.<BR>\r | |
346 | # 0x6 - 256K.<BR>\r | |
347 | # 0x7 - 512K.<BR>\r | |
348 | # 0x8 - 1M.<BR>\r | |
349 | # 0x9 - 2M.<BR>\r | |
350 | # 0xA - 4M.<BR>\r | |
351 | # 0xB - 8M.<BR>\r | |
352 | # 0xC - 16M.<BR>\r | |
353 | # 0xD - 32M.<BR>\r | |
354 | # 0xE - 64M.<BR>\r | |
355 | # 0xF - 128M.<BR>\r | |
34b6a0e2 ED |
356 | # @Prompt The memory size used for processor trace if processor trace is enabled.\r |
357 | # @ValidRange 0x80000001 | 0 - 0xF\r | |
358 | gUefiCpuPkgTokenSpaceGuid.PcdCpuProcTraceMemSize|0x0|UINT32|0x60000012\r | |
c7399a0c | 359 | \r |
234d4c5f | 360 | ## Contains the processor trace output scheme when CPU processor trace is enabled.<BR><BR>\r |
34b6a0e2 ED |
361 | # Processor trace is enabled through set BIT44(CPU_FEATURE_PROC_TRACE) in PcdCpuFeaturesSetting.<BR><BR>\r |
362 | # This PCD is ignored if CPU processor trace is disabled.<BR><BR>\r | |
363 | # Default value is 0 which means single range output scheme will be used if CPU processor trace is enabled.<BR>\r | |
234d4c5f ED |
364 | # 0 - Single Range output scheme.<BR>\r |
365 | # 1 - ToPA(Table of physical address) scheme.<BR>\r | |
34b6a0e2 ED |
366 | # @Prompt The processor trace output scheme used when processor trace is enabled.\r |
367 | # @ValidRange 0x80000001 | 0 - 1\r | |
368 | gUefiCpuPkgTokenSpaceGuid.PcdCpuProcTraceOutputScheme|0x0|UINT8|0x60000015\r | |
c7399a0c | 369 | \r |
abae030a LG |
370 | [UserExtensions.TianoCore."ExtraFiles"]\r |
371 | UefiCpuPkgExtra.uni\r |