]>
Commit | Line | Data |
---|---|---|
3cbfba02 DW |
1 | /**************************************************************************;\r |
2 | ;* *;\r | |
3 | ;* *;\r | |
4 | ;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r | |
5 | ;* Family of Customer Reference Boards. *;\r | |
6 | ;* *;\r | |
7 | ;* *;\r | |
8 | ;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r | |
9 | ;\r | |
7ede8060 | 10 | ; SPDX-License-Identifier: BSD-2-Clause-Patent\r |
3cbfba02 DW |
11 | ;\r |
12 | ;* *;\r | |
13 | ;* *;\r | |
14 | ;**************************************************************************/\r | |
15 | \r | |
16 | \r | |
17 | \r | |
18 | Scope (\_SB.PCI0)\r | |
19 | {\r | |
20 | \r | |
21 | Device(PDRC) // PCI Device Resource Consumption\r | |
22 | {\r | |
23 | Name(_HID,EISAID("PNP0C02"))\r | |
24 | \r | |
25 | Name(_UID,1)\r | |
26 | \r | |
27 | Name(BUF0,ResourceTemplate()\r | |
28 | {\r | |
29 | //\r | |
30 | // PCI Express BAR _BAS and _LEN will be updated in _CRS below according to B0:D0:F0:Reg.60h\r | |
31 | // Forced hard code at the moment.\r | |
32 | //\r | |
33 | //Memory32Fixed(ReadWrite,0,0,PCIX) // PCIEX BAR\r | |
34 | Memory32Fixed(ReadWrite,0x0E0000000,0x010000000,PCIX)\r | |
35 | \r | |
36 | //\r | |
37 | // SPI BAR. Check if the hard code meets the real configuration.\r | |
38 | // If not, dynamically update it like the _CRS method below.\r | |
39 | //\r | |
40 | Memory32Fixed(ReadWrite,0x0FED01000,0x01000,SPIB) // SPI BAR\r | |
41 | \r | |
42 | //\r | |
43 | // PMC BAR. Check if the hard code meets the real configuration.\r | |
44 | // If not, dynamically update it like the _CRS method below.\r | |
45 | //\r | |
46 | Memory32Fixed(ReadWrite,0x0FED03000,0x01000,PMCB) // PMC BAR\r | |
47 | \r | |
48 | //\r | |
49 | // SMB BAR. Check if the hard code meets the real configuration.\r | |
50 | // If not, dynamically update it like the _CRS method below.\r | |
51 | //\r | |
52 | Memory32Fixed(ReadWrite,0x0FED04000,0x01000,SMBB) // SMB BAR\r | |
53 | \r | |
54 | //\r | |
55 | // IO BAR. Check if the hard code meets the real configuration.\r | |
56 | // If not, dynamically update it like the _CRS method below.\r | |
57 | //\r | |
58 | Memory32Fixed(ReadWrite,0x0FED0C000,0x04000,IOBR) // IO BAR\r | |
59 | \r | |
60 | //\r | |
61 | // ILB BAR. Check if the hard code meets the real configuration.\r | |
62 | // If not, dynamically update it like the _CRS method below.\r | |
63 | //\r | |
64 | Memory32Fixed(ReadWrite,0x0FED08000,0x01000,ILBB) // ILB BAR\r | |
65 | \r | |
66 | //\r | |
67 | // RCRB BAR _BAS will be updated in _CRS below according to B0:D31:F0:Reg.F0h\r | |
68 | //\r | |
69 | Memory32Fixed(ReadWrite,0x0FED1C000,0x01000,RCRB) // RCRB BAR\r | |
70 | \r | |
71 | //\r | |
72 | // Local APIC range(0xFEE0_0000 to 0xFEEF_FFFF)\r | |
73 | //\r | |
74 | Memory32Fixed (ReadOnly, 0x0FEE00000, 0x0100000, LIOH)\r | |
75 | \r | |
76 | //\r | |
77 | // MPHY BAR. Check if the hard code meets the real configuration.\r | |
78 | // If not, dynamically update it like the _CRS method below.\r | |
79 | //\r | |
80 | Memory32Fixed(ReadWrite,0x0FEF00000,0x0100000,MPHB) // MPHY BAR\r | |
81 | })\r | |
82 | \r | |
83 | Method(_CRS,0,Serialized)\r | |
84 | {\r | |
85 | \r | |
86 | Return(BUF0)\r | |
87 | }\r | |
88 | \r | |
89 | }\r | |
90 | }\r |