[mirror_ubuntu-bionic-kernel.git] / arch / arm / include / asm / kvm_mmu.h

/*
 * Copyright (C) 2012 - Virtual Open Systems and Columbia University
 * Author: Christoffer Dall <c.dall@virtualopensystems.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, version 2, as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#ifndef __ARM_KVM_MMU_H__
#define __ARM_KVM_MMU_H__

#include <asm/memory.h>
#include <asm/page.h>

/*
 * We directly use the kernel VA for the HYP, as we can directly share
 * the mapping (HTTBR "covers" TTBR1).
 */
#define HYP_PAGE_OFFSET_MASK	UL(~0)
#define HYP_PAGE_OFFSET		PAGE_OFFSET
#define KERN_TO_HYP(kva)	(kva)

/*
 * Our virtual mapping for the boot-time MMU-enable code. Must be
 * shared across all the page-tables. Conveniently, we use the vectors
 * page, where no kernel data will ever be shared with HYP.
 */
#define TRAMPOLINE_VA		UL(CONFIG_VECTORS_BASE)

#ifndef __ASSEMBLY__

#include <asm/cacheflush.h>
#include <asm/pgalloc.h>

int create_hyp_mappings(void *from, void *to);
int create_hyp_io_mappings(void *from, void *to, phys_addr_t);
void free_boot_hyp_pgd(void);
void free_hyp_pgds(void);

int kvm_alloc_stage2_pgd(struct kvm *kvm);
void kvm_free_stage2_pgd(struct kvm *kvm);
int kvm_phys_addr_ioremap(struct kvm *kvm, phys_addr_t guest_ipa,
			  phys_addr_t pa, unsigned long size);

int kvm_handle_guest_abort(struct kvm_vcpu *vcpu, struct kvm_run *run);

void kvm_mmu_free_memory_caches(struct kvm_vcpu *vcpu);

phys_addr_t kvm_mmu_get_httbr(void);
phys_addr_t kvm_mmu_get_boot_httbr(void);
phys_addr_t kvm_get_idmap_vector(void);
int kvm_mmu_init(void);
void kvm_clear_hyp_idmap(void);

static inline void kvm_set_pmd(pmd_t *pmd, pmd_t new_pmd)
{
	*pmd = new_pmd;
	flush_pmd_entry(pmd);
}

static inline void kvm_set_pte(pte_t *pte, pte_t new_pte)
{
	*pte = new_pte;
	/*
	 * flush_pmd_entry just takes a void pointer and cleans the necessary
	 * cache entries, so we can reuse the function for ptes.
	 */
	flush_pmd_entry(pte);
}

static inline bool kvm_is_write_fault(unsigned long hsr)
{
	unsigned long hsr_ec = hsr >> HSR_EC_SHIFT;
	if (hsr_ec == HSR_EC_IABT)
		return false;
	else if ((hsr & HSR_ISV) && !(hsr & HSR_WNR))
		return false;
	else
		return true;
}

static inline void kvm_clean_pgd(pgd_t *pgd)
{
	clean_dcache_area(pgd, PTRS_PER_S2_PGD * sizeof(pgd_t));
}

static inline void kvm_clean_pmd_entry(pmd_t *pmd)
{
	clean_pmd_entry(pmd);
}

static inline void kvm_clean_pte(pte_t *pte)
{
	clean_pte_table(pte);
}

static inline void kvm_set_s2pte_writable(pte_t *pte)
{
	pte_val(*pte) |= L_PTE_S2_RDWR;
}

static inline void kvm_set_s2pmd_writable(pmd_t *pmd)
{
	pmd_val(*pmd) |= L_PMD_S2_RDWR;
}

struct kvm;

static inline void coherent_icache_guest_page(struct kvm *kvm, hva_t hva,
					      unsigned long size)
{
	/*
	 * If we are going to insert an instruction page and the icache is
	 * either VIPT or PIPT, there is a potential problem where the host
	 * (or another VM) may have used the same page as this guest, and we
	 * read incorrect data from the icache.  If we're using a PIPT cache,
	 * we can invalidate just that page, but if we are using a VIPT cache
	 * we need to invalidate the entire icache - damn shame - as written
	 * in the ARM ARM (DDI 0406C.b - Page B3-1393).
	 *
	 * VIVT caches are tagged using both the ASID and the VMID and doesn't
	 * need any kind of flushing (DDI 0406C.b - Page B3-1392).
	 */
	if (icache_is_pipt()) {
		__cpuc_coherent_user_range(hva, hva + size);
	} else if (!icache_is_vivt_asid_tagged()) {
		/* any kind of VIPT cache */
		__flush_icache_all();
	}
}

#define kvm_flush_dcache_to_poc(a,l)	__cpuc_flush_dcache_area((a), (l))

#endif	/* !__ASSEMBLY__ */

#endif /* __ARM_KVM_MMU_H__ */
Commit	Line	Data
342cd0ab CD	1	/*
	2	* Copyright (C) 2012 - Virtual Open Systems and Columbia University
	3	* Author: Christoffer Dall <c.dall@virtualopensystems.com>
	4	*
	5	* This program is free software; you can redistribute it and/or modify
	6	* it under the terms of the GNU General Public License, version 2, as
	7	* published by the Free Software Foundation.
	8	*
	9	* This program is distributed in the hope that it will be useful,
	10	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	11	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	12	* GNU General Public License for more details.
	13	*
	14	* You should have received a copy of the GNU General Public License
	15	* along with this program; if not, write to the Free Software
	16	* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
	17	*/
	18
	19	#ifndef __ARM_KVM_MMU_H__
	20	#define __ARM_KVM_MMU_H__
	21
5a677ce0 MZ	22	#include <asm/memory.h>
5a677ce0 MZ	23	#include <asm/page.h>
c62ee2b2	24
06e8c3b0 MZ	25	/*
	26	* We directly use the kernel VA for the HYP, as we can directly share
	27	* the mapping (HTTBR "covers" TTBR1).
	28	*/
5a677ce0	29	#define HYP_PAGE_OFFSET_MASK UL(~0)
06e8c3b0 MZ	30	#define HYP_PAGE_OFFSET PAGE_OFFSET
	31	#define KERN_TO_HYP(kva) (kva)
	32
5a677ce0 MZ	33	/*
	34	* Our virtual mapping for the boot-time MMU-enable code. Must be
	35	* shared across all the page-tables. Conveniently, we use the vectors
	36	* page, where no kernel data will ever be shared with HYP.
	37	*/
	38	#define TRAMPOLINE_VA UL(CONFIG_VECTORS_BASE)
	39
	40	#ifndef __ASSEMBLY__
	41
	42	#include <asm/cacheflush.h>
	43	#include <asm/pgalloc.h>
	44
342cd0ab CD	45	int create_hyp_mappings(void from, void to);
342cd0ab CD	46	int create_hyp_io_mappings(void from, void to, phys_addr_t);
d157f4a5	47	void free_boot_hyp_pgd(void);
4f728276	48	void free_hyp_pgds(void);
342cd0ab	49
d5d8184d CD	50	int kvm_alloc_stage2_pgd(struct kvm *kvm);
	51	void kvm_free_stage2_pgd(struct kvm *kvm);
	52	int kvm_phys_addr_ioremap(struct kvm *kvm, phys_addr_t guest_ipa,
	53	phys_addr_t pa, unsigned long size);
	54
	55	int kvm_handle_guest_abort(struct kvm_vcpu vcpu, struct kvm_run run);
	56
	57	void kvm_mmu_free_memory_caches(struct kvm_vcpu *vcpu);
	58
342cd0ab	59	phys_addr_t kvm_mmu_get_httbr(void);
5a677ce0 MZ	60	phys_addr_t kvm_mmu_get_boot_httbr(void);
5a677ce0 MZ	61	phys_addr_t kvm_get_idmap_vector(void);
342cd0ab CD	62	int kvm_mmu_init(void);
342cd0ab CD	63	void kvm_clear_hyp_idmap(void);
94f8e641	64
ad361f09 CD	65	static inline void kvm_set_pmd(pmd_t *pmd, pmd_t new_pmd)
	66	{
	67	*pmd = new_pmd;
	68	flush_pmd_entry(pmd);
	69	}
	70
c62ee2b2 MZ	71	static inline void kvm_set_pte(pte_t *pte, pte_t new_pte)
c62ee2b2 MZ	72	{
0963e5d0	73	*pte = new_pte;
c62ee2b2 MZ	74	/*
	75	* flush_pmd_entry just takes a void pointer and cleans the necessary
	76	* cache entries, so we can reuse the function for ptes.
	77	*/
	78	flush_pmd_entry(pte);
	79	}
	80
94f8e641 CD	81	static inline bool kvm_is_write_fault(unsigned long hsr)
	82	{
	83	unsigned long hsr_ec = hsr >> HSR_EC_SHIFT;
	84	if (hsr_ec == HSR_EC_IABT)
	85	return false;
	86	else if ((hsr & HSR_ISV) && !(hsr & HSR_WNR))
	87	return false;
	88	else
	89	return true;
	90	}
	91
c62ee2b2 MZ	92	static inline void kvm_clean_pgd(pgd_t *pgd)
	93	{
	94	clean_dcache_area(pgd, PTRS_PER_S2_PGD * sizeof(pgd_t));
	95	}
	96
	97	static inline void kvm_clean_pmd_entry(pmd_t *pmd)
	98	{
	99	clean_pmd_entry(pmd);
	100	}
	101
	102	static inline void kvm_clean_pte(pte_t *pte)
	103	{
	104	clean_pte_table(pte);
	105	}
	106
	107	static inline void kvm_set_s2pte_writable(pte_t *pte)
	108	{
	109	pte_val(*pte) \|= L_PTE_S2_RDWR;
	110	}
	111
ad361f09 CD	112	static inline void kvm_set_s2pmd_writable(pmd_t *pmd)
	113	{
	114	pmd_val(*pmd) \|= L_PMD_S2_RDWR;
	115	}
	116
c62ee2b2 MZ	117	struct kvm;
c62ee2b2 MZ	118
ad361f09 CD	119	static inline void coherent_icache_guest_page(struct kvm *kvm, hva_t hva,
ad361f09 CD	120	unsigned long size)
c62ee2b2 MZ	121	{
	122	/*
	123	* If we are going to insert an instruction page and the icache is
	124	* either VIPT or PIPT, there is a potential problem where the host
	125	* (or another VM) may have used the same page as this guest, and we
	126	* read incorrect data from the icache. If we're using a PIPT cache,
	127	* we can invalidate just that page, but if we are using a VIPT cache
	128	* we need to invalidate the entire icache - damn shame - as written
	129	* in the ARM ARM (DDI 0406C.b - Page B3-1393).
	130	*
	131	* VIVT caches are tagged using both the ASID and the VMID and doesn't
	132	* need any kind of flushing (DDI 0406C.b - Page B3-1392).
	133	*/
	134	if (icache_is_pipt()) {
ad361f09	135	__cpuc_coherent_user_range(hva, hva + size);
c62ee2b2 MZ	136	} else if (!icache_is_vivt_asid_tagged()) {
	137	/* any kind of VIPT cache */
	138	__flush_icache_all();
	139	}
	140	}
	141
5a677ce0 MZ	142	#define kvm_flush_dcache_to_poc(a,l) __cpuc_flush_dcache_area((a), (l))
	143
	144	#endif /* !__ASSEMBLY__ */
	145
342cd0ab	146	#endif /* __ARM_KVM_MMU_H__ */