]>
Commit | Line | Data |
---|---|---|
047ea784 PM |
1 | #ifndef _ASM_POWERPC_MMU_H_ |
2 | #define _ASM_POWERPC_MMU_H_ | |
88ced031 | 3 | #ifdef __KERNEL__ |
047ea784 | 4 | |
7c03d653 BH |
5 | #include <asm/asm-compat.h> |
6 | #include <asm/feature-fixups.h> | |
7 | ||
8 | /* | |
9 | * MMU features bit definitions | |
10 | */ | |
11 | ||
12 | /* | |
13 | * First half is MMU families | |
14 | */ | |
15 | #define MMU_FTR_HPTE_TABLE ASM_CONST(0x00000001) | |
16 | #define MMU_FTR_TYPE_8xx ASM_CONST(0x00000002) | |
17 | #define MMU_FTR_TYPE_40x ASM_CONST(0x00000004) | |
18 | #define MMU_FTR_TYPE_44x ASM_CONST(0x00000008) | |
19 | #define MMU_FTR_TYPE_FSL_E ASM_CONST(0x00000010) | |
57e2a99f | 20 | #define MMU_FTR_TYPE_3E ASM_CONST(0x00000020) |
7c03d653 BH |
21 | |
22 | /* | |
23 | * This is individual features | |
24 | */ | |
25 | ||
26 | /* Enable use of high BAT registers */ | |
27 | #define MMU_FTR_USE_HIGH_BATS ASM_CONST(0x00010000) | |
28 | ||
29 | /* Enable >32-bit physical addresses on 32-bit processor, only used | |
30 | * by CONFIG_6xx currently as BookE supports that from day 1 | |
31 | */ | |
32 | #define MMU_FTR_BIG_PHYS ASM_CONST(0x00020000) | |
33 | ||
f048aace BH |
34 | /* Enable use of broadcast TLB invalidations. We don't always set it |
35 | * on processors that support it due to other constraints with the | |
36 | * use of such invalidations | |
37 | */ | |
38 | #define MMU_FTR_USE_TLBIVAX_BCAST ASM_CONST(0x00040000) | |
39 | ||
c3071951 | 40 | /* Enable use of tlbilx invalidate instructions. |
f048aace | 41 | */ |
c3071951 | 42 | #define MMU_FTR_USE_TLBILX ASM_CONST(0x00080000) |
f048aace BH |
43 | |
44 | /* This indicates that the processor cannot handle multiple outstanding | |
45 | * broadcast tlbivax or tlbsync. This makes the code use a spinlock | |
46 | * around such invalidate forms. | |
47 | */ | |
48 | #define MMU_FTR_LOCK_BCAST_INVAL ASM_CONST(0x00100000) | |
49 | ||
2319f123 KG |
50 | /* This indicates that the processor doesn't handle way selection |
51 | * properly and needs SW to track and update the LRU state. This | |
52 | * is specific to an errata on e300c2/c3/c4 class parts | |
53 | */ | |
54 | #define MMU_FTR_NEED_DTLB_SW_LRU ASM_CONST(0x00200000) | |
55 | ||
60dbf438 MM |
56 | /* This indicates that the processor uses the ISA 2.06 server tlbie |
57 | * mnemonics | |
58 | */ | |
59 | #define MMU_FTR_TLBIE_206 ASM_CONST(0x00400000) | |
60 | ||
7c03d653 BH |
61 | #ifndef __ASSEMBLY__ |
62 | #include <asm/cputable.h> | |
63 | ||
64 | static inline int mmu_has_feature(unsigned long feature) | |
65 | { | |
66 | return (cur_cpu_spec->mmu_features & feature); | |
67 | } | |
68 | ||
69 | extern unsigned int __start___mmu_ftr_fixup, __stop___mmu_ftr_fixup; | |
70 | ||
757c74d2 BH |
71 | /* MMU initialization (64-bit only fo now) */ |
72 | extern void early_init_mmu(void); | |
73 | extern void early_init_mmu_secondary(void); | |
74 | ||
7c03d653 BH |
75 | #endif /* !__ASSEMBLY__ */ |
76 | ||
57e2a99f BH |
77 | /* The kernel use the constants below to index in the page sizes array. |
78 | * The use of fixed constants for this purpose is better for performances | |
79 | * of the low level hash refill handlers. | |
80 | * | |
81 | * A non supported page size has a "shift" field set to 0 | |
82 | * | |
83 | * Any new page size being implemented can get a new entry in here. Whether | |
84 | * the kernel will use it or not is a different matter though. The actual page | |
85 | * size used by hugetlbfs is not defined here and may be made variable | |
86 | * | |
87 | * Note: This array ended up being a false good idea as it's growing to the | |
88 | * point where I wonder if we should replace it with something different, | |
89 | * to think about, feedback welcome. --BenH. | |
90 | */ | |
91 | ||
92 | /* There are #define as they have to be used in assembly | |
93 | * | |
94 | * WARNING: If you change this list, make sure to update the array of | |
95 | * names currently in arch/powerpc/mm/hugetlbpage.c or bad things will | |
96 | * happen | |
97 | */ | |
98 | #define MMU_PAGE_4K 0 | |
99 | #define MMU_PAGE_16K 1 | |
100 | #define MMU_PAGE_64K 2 | |
101 | #define MMU_PAGE_64K_AP 3 /* "Admixed pages" (hash64 only) */ | |
102 | #define MMU_PAGE_256K 4 | |
103 | #define MMU_PAGE_1M 5 | |
104 | #define MMU_PAGE_8M 6 | |
105 | #define MMU_PAGE_16M 7 | |
106 | #define MMU_PAGE_256M 8 | |
107 | #define MMU_PAGE_1G 9 | |
108 | #define MMU_PAGE_16G 10 | |
109 | #define MMU_PAGE_64G 11 | |
110 | #define MMU_PAGE_COUNT 12 | |
111 | ||
7c03d653 | 112 | |
94491685 | 113 | #if defined(CONFIG_PPC_STD_MMU_64) |
8d2169e8 DG |
114 | /* 64-bit classic hash table MMU */ |
115 | # include <asm/mmu-hash64.h> | |
94491685 | 116 | #elif defined(CONFIG_PPC_STD_MMU_32) |
4db68bfe DG |
117 | /* 32-bit classic hash table MMU */ |
118 | # include <asm/mmu-hash32.h> | |
4d922c8d JB |
119 | #elif defined(CONFIG_40x) |
120 | /* 40x-style software loaded TLB */ | |
121 | # include <asm/mmu-40x.h> | |
57d7909e DG |
122 | #elif defined(CONFIG_44x) |
123 | /* 44x-style software loaded TLB */ | |
124 | # include <asm/mmu-44x.h> | |
70fe3af8 KG |
125 | #elif defined(CONFIG_PPC_BOOK3E_MMU) |
126 | /* Freescale Book-E software loaded TLB or Book-3e (ISA 2.06+) MMU */ | |
127 | # include <asm/mmu-book3e.h> | |
31202345 DG |
128 | #elif defined (CONFIG_PPC_8xx) |
129 | /* Motorola/Freescale 8xx software loaded TLB */ | |
130 | # include <asm/mmu-8xx.h> | |
1f8d419e | 131 | #endif |
1f8d419e | 132 | |
57e2a99f | 133 | |
88ced031 | 134 | #endif /* __KERNEL__ */ |
047ea784 | 135 | #endif /* _ASM_POWERPC_MMU_H_ */ |