]>
Commit | Line | Data |
---|---|---|
2f4cf5e4 AG |
1 | /* |
2 | * Copyright (C) 2009. SUSE Linux Products GmbH. All rights reserved. | |
3 | * | |
4 | * Authors: | |
5 | * Alexander Graf <agraf@suse.de> | |
6 | * Kevin Wolf <mail@kevin-wolf.de> | |
7 | * | |
8 | * Description: | |
9 | * This file is derived from arch/powerpc/kvm/44x.c, | |
10 | * by Hollis Blanchard <hollisb@us.ibm.com>. | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License, version 2, as | |
14 | * published by the Free Software Foundation. | |
15 | */ | |
16 | ||
17 | #include <linux/kvm_host.h> | |
18 | #include <linux/err.h> | |
19 | ||
20 | #include <asm/reg.h> | |
21 | #include <asm/cputable.h> | |
22 | #include <asm/cacheflush.h> | |
23 | #include <asm/tlbflush.h> | |
24 | #include <asm/uaccess.h> | |
25 | #include <asm/io.h> | |
26 | #include <asm/kvm_ppc.h> | |
27 | #include <asm/kvm_book3s.h> | |
28 | #include <asm/mmu_context.h> | |
5a0e3ad6 | 29 | #include <linux/gfp.h> |
2f4cf5e4 AG |
30 | #include <linux/sched.h> |
31 | #include <linux/vmalloc.h> | |
32 | ||
33 | #define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU | |
34 | ||
35 | /* #define EXIT_DEBUG */ | |
36 | /* #define EXIT_DEBUG_SIMPLE */ | |
180a34d2 AG |
37 | /* #define DEBUG_EXT */ |
38 | ||
39 | static void kvmppc_giveup_ext(struct kvm_vcpu *vcpu, ulong msr); | |
2f4cf5e4 | 40 | |
2f4cf5e4 AG |
41 | struct kvm_stats_debugfs_item debugfs_entries[] = { |
42 | { "exits", VCPU_STAT(sum_exits) }, | |
43 | { "mmio", VCPU_STAT(mmio_exits) }, | |
44 | { "sig", VCPU_STAT(signal_exits) }, | |
45 | { "sysc", VCPU_STAT(syscall_exits) }, | |
46 | { "inst_emu", VCPU_STAT(emulated_inst_exits) }, | |
47 | { "dec", VCPU_STAT(dec_exits) }, | |
48 | { "ext_intr", VCPU_STAT(ext_intr_exits) }, | |
49 | { "queue_intr", VCPU_STAT(queue_intr) }, | |
50 | { "halt_wakeup", VCPU_STAT(halt_wakeup) }, | |
51 | { "pf_storage", VCPU_STAT(pf_storage) }, | |
52 | { "sp_storage", VCPU_STAT(sp_storage) }, | |
53 | { "pf_instruc", VCPU_STAT(pf_instruc) }, | |
54 | { "sp_instruc", VCPU_STAT(sp_instruc) }, | |
55 | { "ld", VCPU_STAT(ld) }, | |
56 | { "ld_slow", VCPU_STAT(ld_slow) }, | |
57 | { "st", VCPU_STAT(st) }, | |
58 | { "st_slow", VCPU_STAT(st_slow) }, | |
59 | { NULL } | |
60 | }; | |
61 | ||
62 | void kvmppc_core_load_host_debugstate(struct kvm_vcpu *vcpu) | |
63 | { | |
64 | } | |
65 | ||
66 | void kvmppc_core_load_guest_debugstate(struct kvm_vcpu *vcpu) | |
67 | { | |
68 | } | |
69 | ||
70 | void kvmppc_core_vcpu_load(struct kvm_vcpu *vcpu, int cpu) | |
71 | { | |
72 | memcpy(get_paca()->kvm_slb, to_book3s(vcpu)->slb_shadow, sizeof(get_paca()->kvm_slb)); | |
7e57cba0 AG |
73 | memcpy(&get_paca()->shadow_vcpu, &to_book3s(vcpu)->shadow_vcpu, |
74 | sizeof(get_paca()->shadow_vcpu)); | |
2f4cf5e4 AG |
75 | get_paca()->kvm_slb_max = to_book3s(vcpu)->slb_shadow_max; |
76 | } | |
77 | ||
78 | void kvmppc_core_vcpu_put(struct kvm_vcpu *vcpu) | |
79 | { | |
80 | memcpy(to_book3s(vcpu)->slb_shadow, get_paca()->kvm_slb, sizeof(get_paca()->kvm_slb)); | |
7e57cba0 AG |
81 | memcpy(&to_book3s(vcpu)->shadow_vcpu, &get_paca()->shadow_vcpu, |
82 | sizeof(get_paca()->shadow_vcpu)); | |
2f4cf5e4 | 83 | to_book3s(vcpu)->slb_shadow_max = get_paca()->kvm_slb_max; |
180a34d2 AG |
84 | |
85 | kvmppc_giveup_ext(vcpu, MSR_FP); | |
86 | kvmppc_giveup_ext(vcpu, MSR_VEC); | |
87 | kvmppc_giveup_ext(vcpu, MSR_VSX); | |
2f4cf5e4 AG |
88 | } |
89 | ||
0bb1fb71 | 90 | #if defined(EXIT_DEBUG) |
2f4cf5e4 AG |
91 | static u32 kvmppc_get_dec(struct kvm_vcpu *vcpu) |
92 | { | |
93 | u64 jd = mftb() - vcpu->arch.dec_jiffies; | |
94 | return vcpu->arch.dec - jd; | |
95 | } | |
96 | #endif | |
97 | ||
a76f8497 AG |
98 | static void kvmppc_recalc_shadow_msr(struct kvm_vcpu *vcpu) |
99 | { | |
100 | vcpu->arch.shadow_msr = vcpu->arch.msr; | |
101 | /* Guest MSR values */ | |
102 | vcpu->arch.shadow_msr &= MSR_FE0 | MSR_FE1 | MSR_SF | MSR_SE | | |
103 | MSR_BE | MSR_DE; | |
104 | /* Process MSR values */ | |
105 | vcpu->arch.shadow_msr |= MSR_ME | MSR_RI | MSR_IR | MSR_DR | MSR_PR | | |
106 | MSR_EE; | |
107 | /* External providers the guest reserved */ | |
108 | vcpu->arch.shadow_msr |= (vcpu->arch.msr & vcpu->arch.guest_owned_ext); | |
109 | /* 64-bit Process MSR values */ | |
110 | #ifdef CONFIG_PPC_BOOK3S_64 | |
111 | vcpu->arch.shadow_msr |= MSR_ISF | MSR_HV; | |
112 | #endif | |
113 | } | |
114 | ||
2f4cf5e4 AG |
115 | void kvmppc_set_msr(struct kvm_vcpu *vcpu, u64 msr) |
116 | { | |
117 | ulong old_msr = vcpu->arch.msr; | |
118 | ||
119 | #ifdef EXIT_DEBUG | |
120 | printk(KERN_INFO "KVM: Set MSR to 0x%llx\n", msr); | |
121 | #endif | |
a76f8497 | 122 | |
2f4cf5e4 AG |
123 | msr &= to_book3s(vcpu)->msr_mask; |
124 | vcpu->arch.msr = msr; | |
a76f8497 | 125 | kvmppc_recalc_shadow_msr(vcpu); |
2f4cf5e4 AG |
126 | |
127 | if (msr & (MSR_WE|MSR_POW)) { | |
128 | if (!vcpu->arch.pending_exceptions) { | |
129 | kvm_vcpu_block(vcpu); | |
130 | vcpu->stat.halt_wakeup++; | |
131 | } | |
132 | } | |
133 | ||
134 | if (((vcpu->arch.msr & (MSR_IR|MSR_DR)) != (old_msr & (MSR_IR|MSR_DR))) || | |
135 | (vcpu->arch.msr & MSR_PR) != (old_msr & MSR_PR)) { | |
136 | kvmppc_mmu_flush_segments(vcpu); | |
137 | kvmppc_mmu_map_segment(vcpu, vcpu->arch.pc); | |
138 | } | |
139 | } | |
140 | ||
141 | void kvmppc_inject_interrupt(struct kvm_vcpu *vcpu, int vec, u64 flags) | |
142 | { | |
143 | vcpu->arch.srr0 = vcpu->arch.pc; | |
144 | vcpu->arch.srr1 = vcpu->arch.msr | flags; | |
145 | vcpu->arch.pc = to_book3s(vcpu)->hior + vec; | |
146 | vcpu->arch.mmu.reset_msr(vcpu); | |
147 | } | |
148 | ||
583617b7 | 149 | static int kvmppc_book3s_vec2irqprio(unsigned int vec) |
2f4cf5e4 AG |
150 | { |
151 | unsigned int prio; | |
152 | ||
2f4cf5e4 AG |
153 | switch (vec) { |
154 | case 0x100: prio = BOOK3S_IRQPRIO_SYSTEM_RESET; break; | |
155 | case 0x200: prio = BOOK3S_IRQPRIO_MACHINE_CHECK; break; | |
156 | case 0x300: prio = BOOK3S_IRQPRIO_DATA_STORAGE; break; | |
157 | case 0x380: prio = BOOK3S_IRQPRIO_DATA_SEGMENT; break; | |
158 | case 0x400: prio = BOOK3S_IRQPRIO_INST_STORAGE; break; | |
159 | case 0x480: prio = BOOK3S_IRQPRIO_INST_SEGMENT; break; | |
160 | case 0x500: prio = BOOK3S_IRQPRIO_EXTERNAL; break; | |
161 | case 0x600: prio = BOOK3S_IRQPRIO_ALIGNMENT; break; | |
162 | case 0x700: prio = BOOK3S_IRQPRIO_PROGRAM; break; | |
163 | case 0x800: prio = BOOK3S_IRQPRIO_FP_UNAVAIL; break; | |
164 | case 0x900: prio = BOOK3S_IRQPRIO_DECREMENTER; break; | |
165 | case 0xc00: prio = BOOK3S_IRQPRIO_SYSCALL; break; | |
166 | case 0xd00: prio = BOOK3S_IRQPRIO_DEBUG; break; | |
167 | case 0xf20: prio = BOOK3S_IRQPRIO_ALTIVEC; break; | |
168 | case 0xf40: prio = BOOK3S_IRQPRIO_VSX; break; | |
169 | default: prio = BOOK3S_IRQPRIO_MAX; break; | |
170 | } | |
171 | ||
583617b7 AG |
172 | return prio; |
173 | } | |
174 | ||
7706664d AG |
175 | static void kvmppc_book3s_dequeue_irqprio(struct kvm_vcpu *vcpu, |
176 | unsigned int vec) | |
177 | { | |
178 | clear_bit(kvmppc_book3s_vec2irqprio(vec), | |
179 | &vcpu->arch.pending_exceptions); | |
180 | } | |
181 | ||
583617b7 AG |
182 | void kvmppc_book3s_queue_irqprio(struct kvm_vcpu *vcpu, unsigned int vec) |
183 | { | |
184 | vcpu->stat.queue_intr++; | |
185 | ||
186 | set_bit(kvmppc_book3s_vec2irqprio(vec), | |
187 | &vcpu->arch.pending_exceptions); | |
2f4cf5e4 AG |
188 | #ifdef EXIT_DEBUG |
189 | printk(KERN_INFO "Queueing interrupt %x\n", vec); | |
190 | #endif | |
191 | } | |
192 | ||
193 | ||
25a8a02d | 194 | void kvmppc_core_queue_program(struct kvm_vcpu *vcpu, ulong flags) |
2f4cf5e4 | 195 | { |
25a8a02d | 196 | to_book3s(vcpu)->prog_flags = flags; |
2f4cf5e4 AG |
197 | kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_PROGRAM); |
198 | } | |
199 | ||
200 | void kvmppc_core_queue_dec(struct kvm_vcpu *vcpu) | |
201 | { | |
202 | kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER); | |
203 | } | |
204 | ||
205 | int kvmppc_core_pending_dec(struct kvm_vcpu *vcpu) | |
206 | { | |
207 | return test_bit(BOOK3S_INTERRUPT_DECREMENTER >> 7, &vcpu->arch.pending_exceptions); | |
208 | } | |
209 | ||
7706664d AG |
210 | void kvmppc_core_dequeue_dec(struct kvm_vcpu *vcpu) |
211 | { | |
212 | kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER); | |
213 | } | |
214 | ||
2f4cf5e4 AG |
215 | void kvmppc_core_queue_external(struct kvm_vcpu *vcpu, |
216 | struct kvm_interrupt *irq) | |
217 | { | |
218 | kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL); | |
219 | } | |
220 | ||
221 | int kvmppc_book3s_irqprio_deliver(struct kvm_vcpu *vcpu, unsigned int priority) | |
222 | { | |
223 | int deliver = 1; | |
224 | int vec = 0; | |
25a8a02d | 225 | ulong flags = 0ULL; |
2f4cf5e4 AG |
226 | |
227 | switch (priority) { | |
228 | case BOOK3S_IRQPRIO_DECREMENTER: | |
229 | deliver = vcpu->arch.msr & MSR_EE; | |
230 | vec = BOOK3S_INTERRUPT_DECREMENTER; | |
231 | break; | |
232 | case BOOK3S_IRQPRIO_EXTERNAL: | |
233 | deliver = vcpu->arch.msr & MSR_EE; | |
234 | vec = BOOK3S_INTERRUPT_EXTERNAL; | |
235 | break; | |
236 | case BOOK3S_IRQPRIO_SYSTEM_RESET: | |
237 | vec = BOOK3S_INTERRUPT_SYSTEM_RESET; | |
238 | break; | |
239 | case BOOK3S_IRQPRIO_MACHINE_CHECK: | |
240 | vec = BOOK3S_INTERRUPT_MACHINE_CHECK; | |
241 | break; | |
242 | case BOOK3S_IRQPRIO_DATA_STORAGE: | |
243 | vec = BOOK3S_INTERRUPT_DATA_STORAGE; | |
244 | break; | |
245 | case BOOK3S_IRQPRIO_INST_STORAGE: | |
246 | vec = BOOK3S_INTERRUPT_INST_STORAGE; | |
247 | break; | |
248 | case BOOK3S_IRQPRIO_DATA_SEGMENT: | |
249 | vec = BOOK3S_INTERRUPT_DATA_SEGMENT; | |
250 | break; | |
251 | case BOOK3S_IRQPRIO_INST_SEGMENT: | |
252 | vec = BOOK3S_INTERRUPT_INST_SEGMENT; | |
253 | break; | |
254 | case BOOK3S_IRQPRIO_ALIGNMENT: | |
255 | vec = BOOK3S_INTERRUPT_ALIGNMENT; | |
256 | break; | |
257 | case BOOK3S_IRQPRIO_PROGRAM: | |
258 | vec = BOOK3S_INTERRUPT_PROGRAM; | |
25a8a02d | 259 | flags = to_book3s(vcpu)->prog_flags; |
2f4cf5e4 AG |
260 | break; |
261 | case BOOK3S_IRQPRIO_VSX: | |
262 | vec = BOOK3S_INTERRUPT_VSX; | |
263 | break; | |
264 | case BOOK3S_IRQPRIO_ALTIVEC: | |
265 | vec = BOOK3S_INTERRUPT_ALTIVEC; | |
266 | break; | |
267 | case BOOK3S_IRQPRIO_FP_UNAVAIL: | |
268 | vec = BOOK3S_INTERRUPT_FP_UNAVAIL; | |
269 | break; | |
270 | case BOOK3S_IRQPRIO_SYSCALL: | |
271 | vec = BOOK3S_INTERRUPT_SYSCALL; | |
272 | break; | |
273 | case BOOK3S_IRQPRIO_DEBUG: | |
274 | vec = BOOK3S_INTERRUPT_TRACE; | |
275 | break; | |
276 | case BOOK3S_IRQPRIO_PERFORMANCE_MONITOR: | |
277 | vec = BOOK3S_INTERRUPT_PERFMON; | |
278 | break; | |
279 | default: | |
280 | deliver = 0; | |
281 | printk(KERN_ERR "KVM: Unknown interrupt: 0x%x\n", priority); | |
282 | break; | |
283 | } | |
284 | ||
285 | #if 0 | |
286 | printk(KERN_INFO "Deliver interrupt 0x%x? %x\n", vec, deliver); | |
287 | #endif | |
288 | ||
289 | if (deliver) | |
25a8a02d | 290 | kvmppc_inject_interrupt(vcpu, vec, flags); |
2f4cf5e4 AG |
291 | |
292 | return deliver; | |
293 | } | |
294 | ||
295 | void kvmppc_core_deliver_interrupts(struct kvm_vcpu *vcpu) | |
296 | { | |
297 | unsigned long *pending = &vcpu->arch.pending_exceptions; | |
298 | unsigned int priority; | |
299 | ||
2f4cf5e4 AG |
300 | #ifdef EXIT_DEBUG |
301 | if (vcpu->arch.pending_exceptions) | |
302 | printk(KERN_EMERG "KVM: Check pending: %lx\n", vcpu->arch.pending_exceptions); | |
303 | #endif | |
304 | priority = __ffs(*pending); | |
305 | while (priority <= (sizeof(unsigned int) * 8)) { | |
7706664d AG |
306 | if (kvmppc_book3s_irqprio_deliver(vcpu, priority) && |
307 | (priority != BOOK3S_IRQPRIO_DECREMENTER)) { | |
308 | /* DEC interrupts get cleared by mtdec */ | |
2f4cf5e4 AG |
309 | clear_bit(priority, &vcpu->arch.pending_exceptions); |
310 | break; | |
311 | } | |
312 | ||
313 | priority = find_next_bit(pending, | |
314 | BITS_PER_BYTE * sizeof(*pending), | |
315 | priority + 1); | |
316 | } | |
317 | } | |
318 | ||
319 | void kvmppc_set_pvr(struct kvm_vcpu *vcpu, u32 pvr) | |
320 | { | |
e15a1137 | 321 | vcpu->arch.hflags &= ~BOOK3S_HFLAG_SLB; |
2f4cf5e4 AG |
322 | vcpu->arch.pvr = pvr; |
323 | if ((pvr >= 0x330000) && (pvr < 0x70330000)) { | |
324 | kvmppc_mmu_book3s_64_init(vcpu); | |
325 | to_book3s(vcpu)->hior = 0xfff00000; | |
326 | to_book3s(vcpu)->msr_mask = 0xffffffffffffffffULL; | |
327 | } else { | |
328 | kvmppc_mmu_book3s_32_init(vcpu); | |
329 | to_book3s(vcpu)->hior = 0; | |
330 | to_book3s(vcpu)->msr_mask = 0xffffffffULL; | |
331 | } | |
332 | ||
333 | /* If we are in hypervisor level on 970, we can tell the CPU to | |
334 | * treat DCBZ as 32 bytes store */ | |
335 | vcpu->arch.hflags &= ~BOOK3S_HFLAG_DCBZ32; | |
336 | if (vcpu->arch.mmu.is_dcbz32(vcpu) && (mfmsr() & MSR_HV) && | |
337 | !strcmp(cur_cpu_spec->platform, "ppc970")) | |
338 | vcpu->arch.hflags |= BOOK3S_HFLAG_DCBZ32; | |
339 | ||
340 | } | |
341 | ||
342 | /* Book3s_32 CPUs always have 32 bytes cache line size, which Linux assumes. To | |
343 | * make Book3s_32 Linux work on Book3s_64, we have to make sure we trap dcbz to | |
344 | * emulate 32 bytes dcbz length. | |
345 | * | |
346 | * The Book3s_64 inventors also realized this case and implemented a special bit | |
347 | * in the HID5 register, which is a hypervisor ressource. Thus we can't use it. | |
348 | * | |
349 | * My approach here is to patch the dcbz instruction on executing pages. | |
350 | */ | |
351 | static void kvmppc_patch_dcbz(struct kvm_vcpu *vcpu, struct kvmppc_pte *pte) | |
352 | { | |
353 | bool touched = false; | |
354 | hva_t hpage; | |
355 | u32 *page; | |
356 | int i; | |
357 | ||
358 | hpage = gfn_to_hva(vcpu->kvm, pte->raddr >> PAGE_SHIFT); | |
359 | if (kvm_is_error_hva(hpage)) | |
360 | return; | |
361 | ||
362 | hpage |= pte->raddr & ~PAGE_MASK; | |
363 | hpage &= ~0xFFFULL; | |
364 | ||
365 | page = vmalloc(HW_PAGE_SIZE); | |
366 | ||
367 | if (copy_from_user(page, (void __user *)hpage, HW_PAGE_SIZE)) | |
368 | goto out; | |
369 | ||
370 | for (i=0; i < HW_PAGE_SIZE / 4; i++) | |
371 | if ((page[i] & 0xff0007ff) == INS_DCBZ) { | |
372 | page[i] &= 0xfffffff7; // reserved instruction, so we trap | |
373 | touched = true; | |
374 | } | |
375 | ||
376 | if (touched) | |
377 | copy_to_user((void __user *)hpage, page, HW_PAGE_SIZE); | |
378 | ||
379 | out: | |
380 | vfree(page); | |
381 | } | |
382 | ||
383 | static int kvmppc_xlate(struct kvm_vcpu *vcpu, ulong eaddr, bool data, | |
384 | struct kvmppc_pte *pte) | |
385 | { | |
386 | int relocated = (vcpu->arch.msr & (data ? MSR_DR : MSR_IR)); | |
387 | int r; | |
388 | ||
389 | if (relocated) { | |
390 | r = vcpu->arch.mmu.xlate(vcpu, eaddr, pte, data); | |
391 | } else { | |
392 | pte->eaddr = eaddr; | |
393 | pte->raddr = eaddr & 0xffffffff; | |
394 | pte->vpage = eaddr >> 12; | |
395 | switch (vcpu->arch.msr & (MSR_DR|MSR_IR)) { | |
396 | case 0: | |
397 | pte->vpage |= VSID_REAL; | |
398 | case MSR_DR: | |
399 | pte->vpage |= VSID_REAL_DR; | |
400 | case MSR_IR: | |
401 | pte->vpage |= VSID_REAL_IR; | |
402 | } | |
403 | pte->may_read = true; | |
404 | pte->may_write = true; | |
405 | pte->may_execute = true; | |
406 | r = 0; | |
407 | } | |
408 | ||
409 | return r; | |
410 | } | |
411 | ||
412 | static hva_t kvmppc_bad_hva(void) | |
413 | { | |
414 | return PAGE_OFFSET; | |
415 | } | |
416 | ||
417 | static hva_t kvmppc_pte_to_hva(struct kvm_vcpu *vcpu, struct kvmppc_pte *pte, | |
418 | bool read) | |
419 | { | |
420 | hva_t hpage; | |
421 | ||
422 | if (read && !pte->may_read) | |
423 | goto err; | |
424 | ||
425 | if (!read && !pte->may_write) | |
426 | goto err; | |
427 | ||
428 | hpage = gfn_to_hva(vcpu->kvm, pte->raddr >> PAGE_SHIFT); | |
429 | if (kvm_is_error_hva(hpage)) | |
430 | goto err; | |
431 | ||
432 | return hpage | (pte->raddr & ~PAGE_MASK); | |
433 | err: | |
434 | return kvmppc_bad_hva(); | |
435 | } | |
436 | ||
437 | int kvmppc_st(struct kvm_vcpu *vcpu, ulong eaddr, int size, void *ptr) | |
438 | { | |
439 | struct kvmppc_pte pte; | |
440 | hva_t hva = eaddr; | |
441 | ||
442 | vcpu->stat.st++; | |
443 | ||
444 | if (kvmppc_xlate(vcpu, eaddr, false, &pte)) | |
445 | goto err; | |
446 | ||
447 | hva = kvmppc_pte_to_hva(vcpu, &pte, false); | |
448 | if (kvm_is_error_hva(hva)) | |
449 | goto err; | |
450 | ||
451 | if (copy_to_user((void __user *)hva, ptr, size)) { | |
452 | printk(KERN_INFO "kvmppc_st at 0x%lx failed\n", hva); | |
453 | goto err; | |
454 | } | |
455 | ||
456 | return 0; | |
457 | ||
458 | err: | |
459 | return -ENOENT; | |
460 | } | |
461 | ||
462 | int kvmppc_ld(struct kvm_vcpu *vcpu, ulong eaddr, int size, void *ptr, | |
463 | bool data) | |
464 | { | |
465 | struct kvmppc_pte pte; | |
466 | hva_t hva = eaddr; | |
467 | ||
468 | vcpu->stat.ld++; | |
469 | ||
470 | if (kvmppc_xlate(vcpu, eaddr, data, &pte)) | |
471 | goto err; | |
472 | ||
473 | hva = kvmppc_pte_to_hva(vcpu, &pte, true); | |
474 | if (kvm_is_error_hva(hva)) | |
475 | goto err; | |
476 | ||
477 | if (copy_from_user(ptr, (void __user *)hva, size)) { | |
478 | printk(KERN_INFO "kvmppc_ld at 0x%lx failed\n", hva); | |
479 | goto err; | |
480 | } | |
481 | ||
482 | return 0; | |
483 | ||
484 | err: | |
485 | return -ENOENT; | |
486 | } | |
487 | ||
488 | static int kvmppc_visible_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
489 | { | |
490 | return kvm_is_visible_gfn(vcpu->kvm, gfn); | |
491 | } | |
492 | ||
493 | int kvmppc_handle_pagefault(struct kvm_run *run, struct kvm_vcpu *vcpu, | |
494 | ulong eaddr, int vec) | |
495 | { | |
496 | bool data = (vec == BOOK3S_INTERRUPT_DATA_STORAGE); | |
497 | int r = RESUME_GUEST; | |
498 | int relocated; | |
499 | int page_found = 0; | |
500 | struct kvmppc_pte pte; | |
501 | bool is_mmio = false; | |
502 | ||
503 | if ( vec == BOOK3S_INTERRUPT_DATA_STORAGE ) { | |
504 | relocated = (vcpu->arch.msr & MSR_DR); | |
505 | } else { | |
506 | relocated = (vcpu->arch.msr & MSR_IR); | |
507 | } | |
508 | ||
509 | /* Resolve real address if translation turned on */ | |
510 | if (relocated) { | |
511 | page_found = vcpu->arch.mmu.xlate(vcpu, eaddr, &pte, data); | |
512 | } else { | |
513 | pte.may_execute = true; | |
514 | pte.may_read = true; | |
515 | pte.may_write = true; | |
516 | pte.raddr = eaddr & 0xffffffff; | |
517 | pte.eaddr = eaddr; | |
518 | pte.vpage = eaddr >> 12; | |
519 | switch (vcpu->arch.msr & (MSR_DR|MSR_IR)) { | |
520 | case 0: | |
521 | pte.vpage |= VSID_REAL; | |
522 | case MSR_DR: | |
523 | pte.vpage |= VSID_REAL_DR; | |
524 | case MSR_IR: | |
525 | pte.vpage |= VSID_REAL_IR; | |
526 | } | |
527 | } | |
528 | ||
529 | if (vcpu->arch.mmu.is_dcbz32(vcpu) && | |
530 | (!(vcpu->arch.hflags & BOOK3S_HFLAG_DCBZ32))) { | |
531 | /* | |
532 | * If we do the dcbz hack, we have to NX on every execution, | |
533 | * so we can patch the executing code. This renders our guest | |
534 | * NX-less. | |
535 | */ | |
536 | pte.may_execute = !data; | |
537 | } | |
538 | ||
539 | if (page_found == -ENOENT) { | |
540 | /* Page not found in guest PTE entries */ | |
541 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
542 | to_book3s(vcpu)->dsisr = vcpu->arch.fault_dsisr; | |
f7adbba1 | 543 | vcpu->arch.msr |= (vcpu->arch.shadow_srr1 & 0x00000000f8000000ULL); |
2f4cf5e4 AG |
544 | kvmppc_book3s_queue_irqprio(vcpu, vec); |
545 | } else if (page_found == -EPERM) { | |
546 | /* Storage protection */ | |
547 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
548 | to_book3s(vcpu)->dsisr = vcpu->arch.fault_dsisr & ~DSISR_NOHPTE; | |
549 | to_book3s(vcpu)->dsisr |= DSISR_PROTFAULT; | |
f7adbba1 | 550 | vcpu->arch.msr |= (vcpu->arch.shadow_srr1 & 0x00000000f8000000ULL); |
2f4cf5e4 AG |
551 | kvmppc_book3s_queue_irqprio(vcpu, vec); |
552 | } else if (page_found == -EINVAL) { | |
553 | /* Page not found in guest SLB */ | |
554 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
555 | kvmppc_book3s_queue_irqprio(vcpu, vec + 0x80); | |
556 | } else if (!is_mmio && | |
557 | kvmppc_visible_gfn(vcpu, pte.raddr >> PAGE_SHIFT)) { | |
558 | /* The guest's PTE is not mapped yet. Map on the host */ | |
559 | kvmppc_mmu_map_page(vcpu, &pte); | |
560 | if (data) | |
561 | vcpu->stat.sp_storage++; | |
562 | else if (vcpu->arch.mmu.is_dcbz32(vcpu) && | |
563 | (!(vcpu->arch.hflags & BOOK3S_HFLAG_DCBZ32))) | |
564 | kvmppc_patch_dcbz(vcpu, &pte); | |
565 | } else { | |
566 | /* MMIO */ | |
567 | vcpu->stat.mmio_exits++; | |
568 | vcpu->arch.paddr_accessed = pte.raddr; | |
569 | r = kvmppc_emulate_mmio(run, vcpu); | |
570 | if ( r == RESUME_HOST_NV ) | |
571 | r = RESUME_HOST; | |
2f4cf5e4 AG |
572 | } |
573 | ||
574 | return r; | |
575 | } | |
576 | ||
180a34d2 AG |
577 | static inline int get_fpr_index(int i) |
578 | { | |
579 | #ifdef CONFIG_VSX | |
580 | i *= 2; | |
581 | #endif | |
582 | return i; | |
583 | } | |
584 | ||
585 | /* Give up external provider (FPU, Altivec, VSX) */ | |
586 | static void kvmppc_giveup_ext(struct kvm_vcpu *vcpu, ulong msr) | |
587 | { | |
588 | struct thread_struct *t = ¤t->thread; | |
589 | u64 *vcpu_fpr = vcpu->arch.fpr; | |
590 | u64 *vcpu_vsx = vcpu->arch.vsr; | |
591 | u64 *thread_fpr = (u64*)t->fpr; | |
592 | int i; | |
593 | ||
594 | if (!(vcpu->arch.guest_owned_ext & msr)) | |
595 | return; | |
596 | ||
597 | #ifdef DEBUG_EXT | |
598 | printk(KERN_INFO "Giving up ext 0x%lx\n", msr); | |
599 | #endif | |
600 | ||
601 | switch (msr) { | |
602 | case MSR_FP: | |
603 | giveup_fpu(current); | |
604 | for (i = 0; i < ARRAY_SIZE(vcpu->arch.fpr); i++) | |
605 | vcpu_fpr[i] = thread_fpr[get_fpr_index(i)]; | |
606 | ||
607 | vcpu->arch.fpscr = t->fpscr.val; | |
608 | break; | |
609 | case MSR_VEC: | |
610 | #ifdef CONFIG_ALTIVEC | |
611 | giveup_altivec(current); | |
612 | memcpy(vcpu->arch.vr, t->vr, sizeof(vcpu->arch.vr)); | |
613 | vcpu->arch.vscr = t->vscr; | |
614 | #endif | |
615 | break; | |
616 | case MSR_VSX: | |
617 | #ifdef CONFIG_VSX | |
618 | __giveup_vsx(current); | |
619 | for (i = 0; i < ARRAY_SIZE(vcpu->arch.vsr); i++) | |
620 | vcpu_vsx[i] = thread_fpr[get_fpr_index(i) + 1]; | |
621 | #endif | |
622 | break; | |
623 | default: | |
624 | BUG(); | |
625 | } | |
626 | ||
627 | vcpu->arch.guest_owned_ext &= ~msr; | |
628 | current->thread.regs->msr &= ~msr; | |
a76f8497 | 629 | kvmppc_recalc_shadow_msr(vcpu); |
180a34d2 AG |
630 | } |
631 | ||
632 | /* Handle external providers (FPU, Altivec, VSX) */ | |
633 | static int kvmppc_handle_ext(struct kvm_vcpu *vcpu, unsigned int exit_nr, | |
634 | ulong msr) | |
635 | { | |
636 | struct thread_struct *t = ¤t->thread; | |
637 | u64 *vcpu_fpr = vcpu->arch.fpr; | |
638 | u64 *vcpu_vsx = vcpu->arch.vsr; | |
639 | u64 *thread_fpr = (u64*)t->fpr; | |
640 | int i; | |
641 | ||
642 | if (!(vcpu->arch.msr & msr)) { | |
643 | kvmppc_book3s_queue_irqprio(vcpu, exit_nr); | |
644 | return RESUME_GUEST; | |
645 | } | |
646 | ||
647 | #ifdef DEBUG_EXT | |
648 | printk(KERN_INFO "Loading up ext 0x%lx\n", msr); | |
649 | #endif | |
650 | ||
651 | current->thread.regs->msr |= msr; | |
652 | ||
653 | switch (msr) { | |
654 | case MSR_FP: | |
655 | for (i = 0; i < ARRAY_SIZE(vcpu->arch.fpr); i++) | |
656 | thread_fpr[get_fpr_index(i)] = vcpu_fpr[i]; | |
657 | ||
658 | t->fpscr.val = vcpu->arch.fpscr; | |
659 | t->fpexc_mode = 0; | |
660 | kvmppc_load_up_fpu(); | |
661 | break; | |
662 | case MSR_VEC: | |
663 | #ifdef CONFIG_ALTIVEC | |
664 | memcpy(t->vr, vcpu->arch.vr, sizeof(vcpu->arch.vr)); | |
665 | t->vscr = vcpu->arch.vscr; | |
666 | t->vrsave = -1; | |
667 | kvmppc_load_up_altivec(); | |
668 | #endif | |
669 | break; | |
670 | case MSR_VSX: | |
671 | #ifdef CONFIG_VSX | |
672 | for (i = 0; i < ARRAY_SIZE(vcpu->arch.vsr); i++) | |
673 | thread_fpr[get_fpr_index(i) + 1] = vcpu_vsx[i]; | |
674 | kvmppc_load_up_vsx(); | |
675 | #endif | |
676 | break; | |
677 | default: | |
678 | BUG(); | |
679 | } | |
680 | ||
681 | vcpu->arch.guest_owned_ext |= msr; | |
682 | ||
a76f8497 | 683 | kvmppc_recalc_shadow_msr(vcpu); |
180a34d2 AG |
684 | |
685 | return RESUME_GUEST; | |
686 | } | |
687 | ||
2f4cf5e4 AG |
688 | int kvmppc_handle_exit(struct kvm_run *run, struct kvm_vcpu *vcpu, |
689 | unsigned int exit_nr) | |
690 | { | |
691 | int r = RESUME_HOST; | |
692 | ||
693 | vcpu->stat.sum_exits++; | |
694 | ||
695 | run->exit_reason = KVM_EXIT_UNKNOWN; | |
696 | run->ready_for_interrupt_injection = 1; | |
697 | #ifdef EXIT_DEBUG | |
698 | printk(KERN_EMERG "exit_nr=0x%x | pc=0x%lx | dar=0x%lx | dec=0x%x | msr=0x%lx\n", | |
699 | exit_nr, vcpu->arch.pc, vcpu->arch.fault_dear, | |
700 | kvmppc_get_dec(vcpu), vcpu->arch.msr); | |
701 | #elif defined (EXIT_DEBUG_SIMPLE) | |
702 | if ((exit_nr != 0x900) && (exit_nr != 0x500)) | |
703 | printk(KERN_EMERG "exit_nr=0x%x | pc=0x%lx | dar=0x%lx | msr=0x%lx\n", | |
704 | exit_nr, vcpu->arch.pc, vcpu->arch.fault_dear, | |
705 | vcpu->arch.msr); | |
706 | #endif | |
707 | kvm_resched(vcpu); | |
708 | switch (exit_nr) { | |
709 | case BOOK3S_INTERRUPT_INST_STORAGE: | |
710 | vcpu->stat.pf_instruc++; | |
711 | /* only care about PTEG not found errors, but leave NX alone */ | |
f7adbba1 | 712 | if (vcpu->arch.shadow_srr1 & 0x40000000) { |
2f4cf5e4 AG |
713 | r = kvmppc_handle_pagefault(run, vcpu, vcpu->arch.pc, exit_nr); |
714 | vcpu->stat.sp_instruc++; | |
715 | } else if (vcpu->arch.mmu.is_dcbz32(vcpu) && | |
716 | (!(vcpu->arch.hflags & BOOK3S_HFLAG_DCBZ32))) { | |
717 | /* | |
718 | * XXX If we do the dcbz hack we use the NX bit to flush&patch the page, | |
719 | * so we can't use the NX bit inside the guest. Let's cross our fingers, | |
720 | * that no guest that needs the dcbz hack does NX. | |
721 | */ | |
722 | kvmppc_mmu_pte_flush(vcpu, vcpu->arch.pc, ~0xFFFULL); | |
723 | } else { | |
f7adbba1 | 724 | vcpu->arch.msr |= vcpu->arch.shadow_srr1 & 0x58000000; |
2f4cf5e4 AG |
725 | kvmppc_book3s_queue_irqprio(vcpu, exit_nr); |
726 | kvmppc_mmu_pte_flush(vcpu, vcpu->arch.pc, ~0xFFFULL); | |
727 | r = RESUME_GUEST; | |
728 | } | |
729 | break; | |
730 | case BOOK3S_INTERRUPT_DATA_STORAGE: | |
731 | vcpu->stat.pf_storage++; | |
732 | /* The only case we need to handle is missing shadow PTEs */ | |
733 | if (vcpu->arch.fault_dsisr & DSISR_NOHPTE) { | |
734 | r = kvmppc_handle_pagefault(run, vcpu, vcpu->arch.fault_dear, exit_nr); | |
735 | } else { | |
736 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
737 | to_book3s(vcpu)->dsisr = vcpu->arch.fault_dsisr; | |
738 | kvmppc_book3s_queue_irqprio(vcpu, exit_nr); | |
739 | kvmppc_mmu_pte_flush(vcpu, vcpu->arch.dear, ~0xFFFULL); | |
740 | r = RESUME_GUEST; | |
741 | } | |
742 | break; | |
743 | case BOOK3S_INTERRUPT_DATA_SEGMENT: | |
744 | if (kvmppc_mmu_map_segment(vcpu, vcpu->arch.fault_dear) < 0) { | |
745 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
746 | kvmppc_book3s_queue_irqprio(vcpu, | |
747 | BOOK3S_INTERRUPT_DATA_SEGMENT); | |
748 | } | |
749 | r = RESUME_GUEST; | |
750 | break; | |
751 | case BOOK3S_INTERRUPT_INST_SEGMENT: | |
752 | if (kvmppc_mmu_map_segment(vcpu, vcpu->arch.pc) < 0) { | |
753 | kvmppc_book3s_queue_irqprio(vcpu, | |
754 | BOOK3S_INTERRUPT_INST_SEGMENT); | |
755 | } | |
756 | r = RESUME_GUEST; | |
757 | break; | |
758 | /* We're good on these - the host merely wanted to get our attention */ | |
759 | case BOOK3S_INTERRUPT_DECREMENTER: | |
760 | vcpu->stat.dec_exits++; | |
761 | r = RESUME_GUEST; | |
762 | break; | |
763 | case BOOK3S_INTERRUPT_EXTERNAL: | |
764 | vcpu->stat.ext_intr_exits++; | |
765 | r = RESUME_GUEST; | |
766 | break; | |
767 | case BOOK3S_INTERRUPT_PROGRAM: | |
768 | { | |
769 | enum emulation_result er; | |
ff1ca3f9 AG |
770 | ulong flags; |
771 | ||
f7adbba1 | 772 | flags = vcpu->arch.shadow_srr1 & 0x1f0000ull; |
2f4cf5e4 AG |
773 | |
774 | if (vcpu->arch.msr & MSR_PR) { | |
775 | #ifdef EXIT_DEBUG | |
776 | printk(KERN_INFO "Userspace triggered 0x700 exception at 0x%lx (0x%x)\n", vcpu->arch.pc, vcpu->arch.last_inst); | |
777 | #endif | |
778 | if ((vcpu->arch.last_inst & 0xff0007ff) != | |
779 | (INS_DCBZ & 0xfffffff7)) { | |
ff1ca3f9 | 780 | kvmppc_core_queue_program(vcpu, flags); |
2f4cf5e4 AG |
781 | r = RESUME_GUEST; |
782 | break; | |
783 | } | |
784 | } | |
785 | ||
786 | vcpu->stat.emulated_inst_exits++; | |
787 | er = kvmppc_emulate_instruction(run, vcpu); | |
788 | switch (er) { | |
789 | case EMULATE_DONE: | |
97c4cfbe | 790 | r = RESUME_GUEST_NV; |
2f4cf5e4 AG |
791 | break; |
792 | case EMULATE_FAIL: | |
793 | printk(KERN_CRIT "%s: emulation at %lx failed (%08x)\n", | |
794 | __func__, vcpu->arch.pc, vcpu->arch.last_inst); | |
ff1ca3f9 | 795 | kvmppc_core_queue_program(vcpu, flags); |
2f4cf5e4 AG |
796 | r = RESUME_GUEST; |
797 | break; | |
798 | default: | |
799 | BUG(); | |
800 | } | |
801 | break; | |
802 | } | |
803 | case BOOK3S_INTERRUPT_SYSCALL: | |
804 | #ifdef EXIT_DEBUG | |
8e5b26b5 | 805 | printk(KERN_INFO "Syscall Nr %d\n", (int)kvmppc_get_gpr(vcpu, 0)); |
2f4cf5e4 AG |
806 | #endif |
807 | vcpu->stat.syscall_exits++; | |
808 | kvmppc_book3s_queue_irqprio(vcpu, exit_nr); | |
809 | r = RESUME_GUEST; | |
810 | break; | |
2f4cf5e4 | 811 | case BOOK3S_INTERRUPT_FP_UNAVAIL: |
180a34d2 AG |
812 | r = kvmppc_handle_ext(vcpu, exit_nr, MSR_FP); |
813 | break; | |
2f4cf5e4 | 814 | case BOOK3S_INTERRUPT_ALTIVEC: |
180a34d2 AG |
815 | r = kvmppc_handle_ext(vcpu, exit_nr, MSR_VEC); |
816 | break; | |
2f4cf5e4 | 817 | case BOOK3S_INTERRUPT_VSX: |
180a34d2 AG |
818 | r = kvmppc_handle_ext(vcpu, exit_nr, MSR_VSX); |
819 | break; | |
820 | case BOOK3S_INTERRUPT_MACHINE_CHECK: | |
821 | case BOOK3S_INTERRUPT_TRACE: | |
2f4cf5e4 AG |
822 | kvmppc_book3s_queue_irqprio(vcpu, exit_nr); |
823 | r = RESUME_GUEST; | |
824 | break; | |
825 | default: | |
826 | /* Ugh - bork here! What did we get? */ | |
f7adbba1 AG |
827 | printk(KERN_EMERG "exit_nr=0x%x | pc=0x%lx | msr=0x%lx\n", |
828 | exit_nr, vcpu->arch.pc, vcpu->arch.shadow_srr1); | |
2f4cf5e4 AG |
829 | r = RESUME_HOST; |
830 | BUG(); | |
831 | break; | |
832 | } | |
833 | ||
834 | ||
835 | if (!(r & RESUME_HOST)) { | |
836 | /* To avoid clobbering exit_reason, only check for signals if | |
837 | * we aren't already exiting to userspace for some other | |
838 | * reason. */ | |
839 | if (signal_pending(current)) { | |
840 | #ifdef EXIT_DEBUG | |
841 | printk(KERN_EMERG "KVM: Going back to host\n"); | |
842 | #endif | |
843 | vcpu->stat.signal_exits++; | |
844 | run->exit_reason = KVM_EXIT_INTR; | |
845 | r = -EINTR; | |
846 | } else { | |
847 | /* In case an interrupt came in that was triggered | |
848 | * from userspace (like DEC), we need to check what | |
849 | * to inject now! */ | |
850 | kvmppc_core_deliver_interrupts(vcpu); | |
851 | } | |
852 | } | |
853 | ||
854 | #ifdef EXIT_DEBUG | |
855 | printk(KERN_EMERG "KVM exit: vcpu=0x%p pc=0x%lx r=0x%x\n", vcpu, vcpu->arch.pc, r); | |
856 | #endif | |
857 | ||
858 | return r; | |
859 | } | |
860 | ||
861 | int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu) | |
862 | { | |
863 | return 0; | |
864 | } | |
865 | ||
866 | int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
867 | { | |
868 | int i; | |
869 | ||
870 | regs->pc = vcpu->arch.pc; | |
992b5b29 | 871 | regs->cr = kvmppc_get_cr(vcpu); |
2f4cf5e4 AG |
872 | regs->ctr = vcpu->arch.ctr; |
873 | regs->lr = vcpu->arch.lr; | |
992b5b29 | 874 | regs->xer = kvmppc_get_xer(vcpu); |
2f4cf5e4 AG |
875 | regs->msr = vcpu->arch.msr; |
876 | regs->srr0 = vcpu->arch.srr0; | |
877 | regs->srr1 = vcpu->arch.srr1; | |
878 | regs->pid = vcpu->arch.pid; | |
879 | regs->sprg0 = vcpu->arch.sprg0; | |
880 | regs->sprg1 = vcpu->arch.sprg1; | |
881 | regs->sprg2 = vcpu->arch.sprg2; | |
882 | regs->sprg3 = vcpu->arch.sprg3; | |
883 | regs->sprg5 = vcpu->arch.sprg4; | |
884 | regs->sprg6 = vcpu->arch.sprg5; | |
885 | regs->sprg7 = vcpu->arch.sprg6; | |
886 | ||
887 | for (i = 0; i < ARRAY_SIZE(regs->gpr); i++) | |
8e5b26b5 | 888 | regs->gpr[i] = kvmppc_get_gpr(vcpu, i); |
2f4cf5e4 AG |
889 | |
890 | return 0; | |
891 | } | |
892 | ||
893 | int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
894 | { | |
895 | int i; | |
896 | ||
897 | vcpu->arch.pc = regs->pc; | |
992b5b29 | 898 | kvmppc_set_cr(vcpu, regs->cr); |
2f4cf5e4 AG |
899 | vcpu->arch.ctr = regs->ctr; |
900 | vcpu->arch.lr = regs->lr; | |
992b5b29 | 901 | kvmppc_set_xer(vcpu, regs->xer); |
2f4cf5e4 AG |
902 | kvmppc_set_msr(vcpu, regs->msr); |
903 | vcpu->arch.srr0 = regs->srr0; | |
904 | vcpu->arch.srr1 = regs->srr1; | |
905 | vcpu->arch.sprg0 = regs->sprg0; | |
906 | vcpu->arch.sprg1 = regs->sprg1; | |
907 | vcpu->arch.sprg2 = regs->sprg2; | |
908 | vcpu->arch.sprg3 = regs->sprg3; | |
909 | vcpu->arch.sprg5 = regs->sprg4; | |
910 | vcpu->arch.sprg6 = regs->sprg5; | |
911 | vcpu->arch.sprg7 = regs->sprg6; | |
912 | ||
8e5b26b5 AG |
913 | for (i = 0; i < ARRAY_SIZE(regs->gpr); i++) |
914 | kvmppc_set_gpr(vcpu, i, regs->gpr[i]); | |
2f4cf5e4 AG |
915 | |
916 | return 0; | |
917 | } | |
918 | ||
919 | int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu, | |
920 | struct kvm_sregs *sregs) | |
921 | { | |
e15a1137 AG |
922 | struct kvmppc_vcpu_book3s *vcpu3s = to_book3s(vcpu); |
923 | int i; | |
924 | ||
2f4cf5e4 | 925 | sregs->pvr = vcpu->arch.pvr; |
e15a1137 AG |
926 | |
927 | sregs->u.s.sdr1 = to_book3s(vcpu)->sdr1; | |
928 | if (vcpu->arch.hflags & BOOK3S_HFLAG_SLB) { | |
929 | for (i = 0; i < 64; i++) { | |
930 | sregs->u.s.ppc64.slb[i].slbe = vcpu3s->slb[i].orige | i; | |
931 | sregs->u.s.ppc64.slb[i].slbv = vcpu3s->slb[i].origv; | |
932 | } | |
933 | } else { | |
934 | for (i = 0; i < 16; i++) { | |
935 | sregs->u.s.ppc32.sr[i] = vcpu3s->sr[i].raw; | |
936 | sregs->u.s.ppc32.sr[i] = vcpu3s->sr[i].raw; | |
937 | } | |
938 | for (i = 0; i < 8; i++) { | |
939 | sregs->u.s.ppc32.ibat[i] = vcpu3s->ibat[i].raw; | |
940 | sregs->u.s.ppc32.dbat[i] = vcpu3s->dbat[i].raw; | |
941 | } | |
942 | } | |
2f4cf5e4 AG |
943 | return 0; |
944 | } | |
945 | ||
946 | int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu, | |
947 | struct kvm_sregs *sregs) | |
948 | { | |
e15a1137 AG |
949 | struct kvmppc_vcpu_book3s *vcpu3s = to_book3s(vcpu); |
950 | int i; | |
951 | ||
2f4cf5e4 | 952 | kvmppc_set_pvr(vcpu, sregs->pvr); |
e15a1137 AG |
953 | |
954 | vcpu3s->sdr1 = sregs->u.s.sdr1; | |
955 | if (vcpu->arch.hflags & BOOK3S_HFLAG_SLB) { | |
956 | for (i = 0; i < 64; i++) { | |
957 | vcpu->arch.mmu.slbmte(vcpu, sregs->u.s.ppc64.slb[i].slbv, | |
958 | sregs->u.s.ppc64.slb[i].slbe); | |
959 | } | |
960 | } else { | |
961 | for (i = 0; i < 16; i++) { | |
962 | vcpu->arch.mmu.mtsrin(vcpu, i, sregs->u.s.ppc32.sr[i]); | |
963 | } | |
964 | for (i = 0; i < 8; i++) { | |
965 | kvmppc_set_bat(vcpu, &(vcpu3s->ibat[i]), false, | |
966 | (u32)sregs->u.s.ppc32.ibat[i]); | |
967 | kvmppc_set_bat(vcpu, &(vcpu3s->ibat[i]), true, | |
968 | (u32)(sregs->u.s.ppc32.ibat[i] >> 32)); | |
969 | kvmppc_set_bat(vcpu, &(vcpu3s->dbat[i]), false, | |
970 | (u32)sregs->u.s.ppc32.dbat[i]); | |
971 | kvmppc_set_bat(vcpu, &(vcpu3s->dbat[i]), true, | |
972 | (u32)(sregs->u.s.ppc32.dbat[i] >> 32)); | |
973 | } | |
974 | } | |
975 | ||
976 | /* Flush the MMU after messing with the segments */ | |
977 | kvmppc_mmu_pte_flush(vcpu, 0, 0); | |
2f4cf5e4 AG |
978 | return 0; |
979 | } | |
980 | ||
981 | int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
982 | { | |
983 | return -ENOTSUPP; | |
984 | } | |
985 | ||
986 | int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
987 | { | |
988 | return -ENOTSUPP; | |
989 | } | |
990 | ||
991 | int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu, | |
992 | struct kvm_translation *tr) | |
993 | { | |
994 | return 0; | |
995 | } | |
996 | ||
997 | /* | |
998 | * Get (and clear) the dirty memory log for a memory slot. | |
999 | */ | |
1000 | int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, | |
1001 | struct kvm_dirty_log *log) | |
1002 | { | |
1003 | struct kvm_memory_slot *memslot; | |
1004 | struct kvm_vcpu *vcpu; | |
1005 | ulong ga, ga_end; | |
1006 | int is_dirty = 0; | |
1007 | int r, n; | |
1008 | ||
79fac95e | 1009 | mutex_lock(&kvm->slots_lock); |
2f4cf5e4 AG |
1010 | |
1011 | r = kvm_get_dirty_log(kvm, log, &is_dirty); | |
1012 | if (r) | |
1013 | goto out; | |
1014 | ||
1015 | /* If nothing is dirty, don't bother messing with page tables. */ | |
1016 | if (is_dirty) { | |
46a26bf5 | 1017 | memslot = &kvm->memslots->memslots[log->slot]; |
2f4cf5e4 AG |
1018 | |
1019 | ga = memslot->base_gfn << PAGE_SHIFT; | |
1020 | ga_end = ga + (memslot->npages << PAGE_SHIFT); | |
1021 | ||
1022 | kvm_for_each_vcpu(n, vcpu, kvm) | |
1023 | kvmppc_mmu_pte_pflush(vcpu, ga, ga_end); | |
1024 | ||
1025 | n = ALIGN(memslot->npages, BITS_PER_LONG) / 8; | |
1026 | memset(memslot->dirty_bitmap, 0, n); | |
1027 | } | |
1028 | ||
1029 | r = 0; | |
1030 | out: | |
79fac95e | 1031 | mutex_unlock(&kvm->slots_lock); |
2f4cf5e4 AG |
1032 | return r; |
1033 | } | |
1034 | ||
1035 | int kvmppc_core_check_processor_compat(void) | |
1036 | { | |
1037 | return 0; | |
1038 | } | |
1039 | ||
1040 | struct kvm_vcpu *kvmppc_core_vcpu_create(struct kvm *kvm, unsigned int id) | |
1041 | { | |
1042 | struct kvmppc_vcpu_book3s *vcpu_book3s; | |
1043 | struct kvm_vcpu *vcpu; | |
1044 | int err; | |
1045 | ||
1046 | vcpu_book3s = (struct kvmppc_vcpu_book3s *)__get_free_pages( GFP_KERNEL | __GFP_ZERO, | |
1047 | get_order(sizeof(struct kvmppc_vcpu_book3s))); | |
1048 | if (!vcpu_book3s) { | |
1049 | err = -ENOMEM; | |
1050 | goto out; | |
1051 | } | |
1052 | ||
1053 | vcpu = &vcpu_book3s->vcpu; | |
1054 | err = kvm_vcpu_init(vcpu, kvm, id); | |
1055 | if (err) | |
1056 | goto free_vcpu; | |
1057 | ||
1058 | vcpu->arch.host_retip = kvm_return_point; | |
1059 | vcpu->arch.host_msr = mfmsr(); | |
1060 | /* default to book3s_64 (970fx) */ | |
1061 | vcpu->arch.pvr = 0x3C0301; | |
1062 | kvmppc_set_pvr(vcpu, vcpu->arch.pvr); | |
1063 | vcpu_book3s->slb_nr = 64; | |
1064 | ||
1065 | /* remember where some real-mode handlers are */ | |
1066 | vcpu->arch.trampoline_lowmem = kvmppc_trampoline_lowmem; | |
1067 | vcpu->arch.trampoline_enter = kvmppc_trampoline_enter; | |
1068 | vcpu->arch.highmem_handler = (ulong)kvmppc_handler_highmem; | |
021ec9c6 | 1069 | vcpu->arch.rmcall = *(ulong*)kvmppc_rmcall; |
2f4cf5e4 AG |
1070 | |
1071 | vcpu->arch.shadow_msr = MSR_USER64; | |
1072 | ||
1073 | err = __init_new_context(); | |
1074 | if (err < 0) | |
1075 | goto free_vcpu; | |
1076 | vcpu_book3s->context_id = err; | |
1077 | ||
1078 | vcpu_book3s->vsid_max = ((vcpu_book3s->context_id + 1) << USER_ESID_BITS) - 1; | |
1079 | vcpu_book3s->vsid_first = vcpu_book3s->context_id << USER_ESID_BITS; | |
1080 | vcpu_book3s->vsid_next = vcpu_book3s->vsid_first; | |
1081 | ||
1082 | return vcpu; | |
1083 | ||
1084 | free_vcpu: | |
1085 | free_pages((long)vcpu_book3s, get_order(sizeof(struct kvmppc_vcpu_book3s))); | |
1086 | out: | |
1087 | return ERR_PTR(err); | |
1088 | } | |
1089 | ||
1090 | void kvmppc_core_vcpu_free(struct kvm_vcpu *vcpu) | |
1091 | { | |
1092 | struct kvmppc_vcpu_book3s *vcpu_book3s = to_book3s(vcpu); | |
1093 | ||
1094 | __destroy_context(vcpu_book3s->context_id); | |
1095 | kvm_vcpu_uninit(vcpu); | |
1096 | free_pages((long)vcpu_book3s, get_order(sizeof(struct kvmppc_vcpu_book3s))); | |
1097 | } | |
1098 | ||
1099 | extern int __kvmppc_vcpu_entry(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu); | |
1100 | int __kvmppc_vcpu_run(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu) | |
1101 | { | |
1102 | int ret; | |
180a34d2 AG |
1103 | struct thread_struct ext_bkp; |
1104 | bool save_vec = current->thread.used_vr; | |
1105 | bool save_vsx = current->thread.used_vsr; | |
1106 | ulong ext_msr; | |
2f4cf5e4 AG |
1107 | |
1108 | /* No need to go into the guest when all we do is going out */ | |
1109 | if (signal_pending(current)) { | |
1110 | kvm_run->exit_reason = KVM_EXIT_INTR; | |
1111 | return -EINTR; | |
1112 | } | |
1113 | ||
180a34d2 AG |
1114 | /* Save FPU state in stack */ |
1115 | if (current->thread.regs->msr & MSR_FP) | |
1116 | giveup_fpu(current); | |
1117 | memcpy(ext_bkp.fpr, current->thread.fpr, sizeof(current->thread.fpr)); | |
1118 | ext_bkp.fpscr = current->thread.fpscr; | |
1119 | ext_bkp.fpexc_mode = current->thread.fpexc_mode; | |
1120 | ||
1121 | #ifdef CONFIG_ALTIVEC | |
1122 | /* Save Altivec state in stack */ | |
1123 | if (save_vec) { | |
1124 | if (current->thread.regs->msr & MSR_VEC) | |
1125 | giveup_altivec(current); | |
1126 | memcpy(ext_bkp.vr, current->thread.vr, sizeof(ext_bkp.vr)); | |
1127 | ext_bkp.vscr = current->thread.vscr; | |
1128 | ext_bkp.vrsave = current->thread.vrsave; | |
1129 | } | |
1130 | ext_bkp.used_vr = current->thread.used_vr; | |
1131 | #endif | |
1132 | ||
1133 | #ifdef CONFIG_VSX | |
1134 | /* Save VSX state in stack */ | |
1135 | if (save_vsx && (current->thread.regs->msr & MSR_VSX)) | |
1136 | __giveup_vsx(current); | |
1137 | ext_bkp.used_vsr = current->thread.used_vsr; | |
1138 | #endif | |
1139 | ||
1140 | /* Remember the MSR with disabled extensions */ | |
1141 | ext_msr = current->thread.regs->msr; | |
1142 | ||
2f4cf5e4 AG |
1143 | /* XXX we get called with irq disabled - change that! */ |
1144 | local_irq_enable(); | |
1145 | ||
1146 | ret = __kvmppc_vcpu_entry(kvm_run, vcpu); | |
1147 | ||
1148 | local_irq_disable(); | |
1149 | ||
180a34d2 AG |
1150 | current->thread.regs->msr = ext_msr; |
1151 | ||
1152 | /* Make sure we save the guest FPU/Altivec/VSX state */ | |
1153 | kvmppc_giveup_ext(vcpu, MSR_FP); | |
1154 | kvmppc_giveup_ext(vcpu, MSR_VEC); | |
1155 | kvmppc_giveup_ext(vcpu, MSR_VSX); | |
1156 | ||
1157 | /* Restore FPU state from stack */ | |
1158 | memcpy(current->thread.fpr, ext_bkp.fpr, sizeof(ext_bkp.fpr)); | |
1159 | current->thread.fpscr = ext_bkp.fpscr; | |
1160 | current->thread.fpexc_mode = ext_bkp.fpexc_mode; | |
1161 | ||
1162 | #ifdef CONFIG_ALTIVEC | |
1163 | /* Restore Altivec state from stack */ | |
1164 | if (save_vec && current->thread.used_vr) { | |
1165 | memcpy(current->thread.vr, ext_bkp.vr, sizeof(ext_bkp.vr)); | |
1166 | current->thread.vscr = ext_bkp.vscr; | |
1167 | current->thread.vrsave= ext_bkp.vrsave; | |
1168 | } | |
1169 | current->thread.used_vr = ext_bkp.used_vr; | |
1170 | #endif | |
1171 | ||
1172 | #ifdef CONFIG_VSX | |
1173 | current->thread.used_vsr = ext_bkp.used_vsr; | |
1174 | #endif | |
1175 | ||
2f4cf5e4 AG |
1176 | return ret; |
1177 | } | |
1178 | ||
1179 | static int kvmppc_book3s_init(void) | |
1180 | { | |
1181 | return kvm_init(NULL, sizeof(struct kvmppc_vcpu_book3s), THIS_MODULE); | |
1182 | } | |
1183 | ||
1184 | static void kvmppc_book3s_exit(void) | |
1185 | { | |
1186 | kvm_exit(); | |
1187 | } | |
1188 | ||
1189 | module_init(kvmppc_book3s_init); | |
1190 | module_exit(kvmppc_book3s_exit); |