]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 | 2 | * S390 version |
a53c8fab | 3 | * Copyright IBM Corp. 1999 |
1da177e4 LT |
4 | * Author(s): Hartmut Penner (hp@de.ibm.com), |
5 | * Martin Schwidefsky (schwidefsky@de.ibm.com) | |
6 | * | |
7 | * Derived from "include/asm-i386/processor.h" | |
8 | * Copyright (C) 1994, Linus Torvalds | |
9 | */ | |
10 | ||
11 | #ifndef __ASM_S390_PROCESSOR_H | |
12 | #define __ASM_S390_PROCESSOR_H | |
13 | ||
eb608fb3 HC |
14 | #ifndef __ASSEMBLY__ |
15 | ||
edd53787 | 16 | #include <linux/linkage.h> |
a0616cde | 17 | #include <linux/irqflags.h> |
e86a6ed6 | 18 | #include <asm/cpu.h> |
25097bf1 | 19 | #include <asm/page.h> |
1da177e4 | 20 | #include <asm/ptrace.h> |
25097bf1 | 21 | #include <asm/setup.h> |
e4b8b3f3 | 22 | #include <asm/runtime_instr.h> |
1da177e4 | 23 | |
1da177e4 LT |
24 | /* |
25 | * Default implementation of macro that returns current | |
26 | * instruction pointer ("program counter"). | |
27 | */ | |
94c12cc7 | 28 | #define current_text_addr() ({ void *pc; asm("basr %0,0" : "=a" (pc)); pc; }) |
1da177e4 | 29 | |
e86a6ed6 | 30 | static inline void get_cpu_id(struct cpuid *ptr) |
72960a02 | 31 | { |
987bcdac | 32 | asm volatile("stidp %0" : "=Q" (*ptr)); |
72960a02 MH |
33 | } |
34 | ||
31ee4b2f | 35 | extern void s390_adjust_jiffies(void); |
638ad34a MS |
36 | extern const struct seq_operations cpuinfo_op; |
37 | extern int sysctl_ieee_emulation_warnings; | |
65f22a90 | 38 | extern void execve_tail(void); |
1da177e4 | 39 | |
1da177e4 | 40 | /* |
f481bfaf | 41 | * User space process size: 2GB for 31 bit, 4TB or 8PT for 64 bit. |
1da177e4 | 42 | */ |
f4815ac6 | 43 | #ifndef CONFIG_64BIT |
1da177e4 | 44 | |
5a216a20 | 45 | #define TASK_SIZE (1UL << 31) |
ee6ee55b | 46 | #define TASK_MAX_SIZE (1UL << 31) |
5a216a20 | 47 | #define TASK_UNMAPPED_BASE (1UL << 30) |
1da177e4 | 48 | |
f4815ac6 | 49 | #else /* CONFIG_64BIT */ |
1da177e4 | 50 | |
f481bfaf | 51 | #define TASK_SIZE_OF(tsk) ((tsk)->mm->context.asce_limit) |
5a216a20 MS |
52 | #define TASK_UNMAPPED_BASE (test_thread_flag(TIF_31BIT) ? \ |
53 | (1UL << 30) : (1UL << 41)) | |
54 | #define TASK_SIZE TASK_SIZE_OF(current) | |
ee6ee55b | 55 | #define TASK_MAX_SIZE (1UL << 53) |
1da177e4 | 56 | |
f4815ac6 | 57 | #endif /* CONFIG_64BIT */ |
1da177e4 | 58 | |
f4815ac6 | 59 | #ifndef CONFIG_64BIT |
5a216a20 | 60 | #define STACK_TOP (1UL << 31) |
6252d702 | 61 | #define STACK_TOP_MAX (1UL << 31) |
f4815ac6 | 62 | #else /* CONFIG_64BIT */ |
6252d702 MS |
63 | #define STACK_TOP (1UL << (test_thread_flag(TIF_31BIT) ? 31:42)) |
64 | #define STACK_TOP_MAX (1UL << 42) | |
f4815ac6 | 65 | #endif /* CONFIG_64BIT */ |
922a70d3 | 66 | |
1da177e4 LT |
67 | #define HAVE_ARCH_PICK_MMAP_LAYOUT |
68 | ||
69 | typedef struct { | |
70 | __u32 ar4; | |
71 | } mm_segment_t; | |
72 | ||
73 | /* | |
74 | * Thread structure | |
75 | */ | |
76 | struct thread_struct { | |
77 | s390_fp_regs fp_regs; | |
78 | unsigned int acrs[NUM_ACRS]; | |
79 | unsigned long ksp; /* kernel stack pointer */ | |
1da177e4 | 80 | mm_segment_t mm_segment; |
e5992f2e | 81 | unsigned long gmap_addr; /* address of last gmap fault. */ |
5e9a2692 MS |
82 | struct per_regs per_user; /* User specified PER registers */ |
83 | struct per_event per_event; /* Cause of the last PER trap */ | |
d35339a4 | 84 | unsigned long per_flags; /* Flags to control debug behavior */ |
1da177e4 LT |
85 | /* pfault_wait is used to block the process on a pfault event */ |
86 | unsigned long pfault_wait; | |
f2db2e6c | 87 | struct list_head list; |
e4b8b3f3 JG |
88 | /* cpu runtime instrumentation */ |
89 | struct runtime_instr_cb *ri_cb; | |
90 | int ri_signum; | |
d35339a4 MS |
91 | #ifdef CONFIG_64BIT |
92 | unsigned char trap_tdb[256]; /* Transaction abort diagnose block */ | |
93 | #endif | |
1da177e4 LT |
94 | }; |
95 | ||
64597f9d MM |
96 | /* Flag to disable transactions. */ |
97 | #define PER_FLAG_NO_TE 1UL | |
98 | /* Flag to enable random transaction aborts. */ | |
99 | #define PER_FLAG_TE_ABORT_RAND 2UL | |
100 | /* Flag to specify random transaction abort mode: | |
101 | * - abort each transaction at a random instruction before TEND if set. | |
102 | * - abort random transactions at a random instruction if cleared. | |
103 | */ | |
104 | #define PER_FLAG_TE_ABORT_RAND_TEND 4UL | |
d35339a4 | 105 | |
1da177e4 LT |
106 | typedef struct thread_struct thread_struct; |
107 | ||
108 | /* | |
109 | * Stack layout of a C stack frame. | |
110 | */ | |
111 | #ifndef __PACK_STACK | |
112 | struct stack_frame { | |
113 | unsigned long back_chain; | |
114 | unsigned long empty1[5]; | |
115 | unsigned long gprs[10]; | |
116 | unsigned int empty2[8]; | |
117 | }; | |
118 | #else | |
119 | struct stack_frame { | |
120 | unsigned long empty1[5]; | |
121 | unsigned int empty2[8]; | |
122 | unsigned long gprs[10]; | |
123 | unsigned long back_chain; | |
124 | }; | |
125 | #endif | |
126 | ||
127 | #define ARCH_MIN_TASKALIGN 8 | |
128 | ||
6f3fa3f0 MS |
129 | #define INIT_THREAD { \ |
130 | .ksp = sizeof(init_stack) + (unsigned long) &init_stack, \ | |
131 | } | |
1da177e4 LT |
132 | |
133 | /* | |
134 | * Do necessary setup to start up a new thread. | |
135 | */ | |
b50511e4 MS |
136 | #define start_thread(regs, new_psw, new_stackp) do { \ |
137 | regs->psw.mask = psw_user_bits | PSW_MASK_EA | PSW_MASK_BA; \ | |
138 | regs->psw.addr = new_psw | PSW_ADDR_AMODE; \ | |
139 | regs->gprs[15] = new_stackp; \ | |
65f22a90 | 140 | execve_tail(); \ |
63506c41 MS |
141 | } while (0) |
142 | ||
b50511e4 MS |
143 | #define start_thread31(regs, new_psw, new_stackp) do { \ |
144 | regs->psw.mask = psw_user_bits | PSW_MASK_BA; \ | |
145 | regs->psw.addr = new_psw | PSW_ADDR_AMODE; \ | |
146 | regs->gprs[15] = new_stackp; \ | |
0f6f281b | 147 | __tlb_flush_mm(current->mm); \ |
b50511e4 | 148 | crst_table_downgrade(current->mm, 1UL << 31); \ |
0f6f281b | 149 | update_mm(current->mm, current); \ |
65f22a90 | 150 | execve_tail(); \ |
1da177e4 LT |
151 | } while (0) |
152 | ||
1da177e4 LT |
153 | /* Forward declaration, a strange C thing */ |
154 | struct task_struct; | |
155 | struct mm_struct; | |
df5f8314 | 156 | struct seq_file; |
1da177e4 | 157 | |
6668022c HC |
158 | #ifdef CONFIG_64BIT |
159 | extern void show_cacheinfo(struct seq_file *m); | |
160 | #else | |
161 | static inline void show_cacheinfo(struct seq_file *m) { } | |
162 | #endif | |
163 | ||
1da177e4 LT |
164 | /* Free all resources held by a thread. */ |
165 | extern void release_thread(struct task_struct *); | |
1da177e4 | 166 | |
1da177e4 LT |
167 | /* |
168 | * Return saved PC of a blocked thread. | |
169 | */ | |
170 | extern unsigned long thread_saved_pc(struct task_struct *t); | |
171 | ||
1da177e4 | 172 | unsigned long get_wchan(struct task_struct *p); |
c7584fb6 | 173 | #define task_pt_regs(tsk) ((struct pt_regs *) \ |
30af7120 | 174 | (task_stack_page(tsk) + THREAD_SIZE) - 1) |
c7584fb6 AV |
175 | #define KSTK_EIP(tsk) (task_pt_regs(tsk)->psw.addr) |
176 | #define KSTK_ESP(tsk) (task_pt_regs(tsk)->gprs[15]) | |
1da177e4 | 177 | |
a0616cde DH |
178 | static inline unsigned short stap(void) |
179 | { | |
180 | unsigned short cpu_address; | |
181 | ||
182 | asm volatile("stap %0" : "=m" (cpu_address)); | |
183 | return cpu_address; | |
184 | } | |
185 | ||
1da177e4 LT |
186 | /* |
187 | * Give up the time slice of the virtual PU. | |
188 | */ | |
abdba61a HC |
189 | static inline void cpu_relax(void) |
190 | { | |
191 | if (MACHINE_HAS_DIAG44) | |
c48e0913 HC |
192 | asm volatile("diag 0,0,68"); |
193 | barrier(); | |
abdba61a | 194 | } |
1da177e4 | 195 | |
083986e8 HC |
196 | #define arch_mutex_cpu_relax() barrier() |
197 | ||
dc74d7f9 HC |
198 | static inline void psw_set_key(unsigned int key) |
199 | { | |
200 | asm volatile("spka 0(%0)" : : "d" (key)); | |
201 | } | |
202 | ||
77fa2245 HC |
203 | /* |
204 | * Set PSW to specified value. | |
205 | */ | |
206 | static inline void __load_psw(psw_t psw) | |
207 | { | |
f4815ac6 | 208 | #ifndef CONFIG_64BIT |
987bcdac | 209 | asm volatile("lpsw %0" : : "Q" (psw) : "cc"); |
77fa2245 | 210 | #else |
987bcdac | 211 | asm volatile("lpswe %0" : : "Q" (psw) : "cc"); |
77fa2245 HC |
212 | #endif |
213 | } | |
214 | ||
1da177e4 LT |
215 | /* |
216 | * Set PSW mask to specified value, while leaving the | |
217 | * PSW addr pointing to the next instruction. | |
218 | */ | |
1da177e4 LT |
219 | static inline void __load_psw_mask (unsigned long mask) |
220 | { | |
221 | unsigned long addr; | |
1da177e4 | 222 | psw_t psw; |
77fa2245 | 223 | |
1da177e4 LT |
224 | psw.mask = mask; |
225 | ||
f4815ac6 | 226 | #ifndef CONFIG_64BIT |
94c12cc7 MS |
227 | asm volatile( |
228 | " basr %0,0\n" | |
229 | "0: ahi %0,1f-0b\n" | |
987bcdac MS |
230 | " st %0,%O1+4(%R1)\n" |
231 | " lpsw %1\n" | |
1da177e4 | 232 | "1:" |
987bcdac | 233 | : "=&d" (addr), "=Q" (psw) : "Q" (psw) : "memory", "cc"); |
f4815ac6 | 234 | #else /* CONFIG_64BIT */ |
94c12cc7 MS |
235 | asm volatile( |
236 | " larl %0,1f\n" | |
987bcdac MS |
237 | " stg %0,%O1+8(%R1)\n" |
238 | " lpswe %1\n" | |
1da177e4 | 239 | "1:" |
987bcdac | 240 | : "=&d" (addr), "=Q" (psw) : "Q" (psw) : "memory", "cc"); |
f4815ac6 | 241 | #endif /* CONFIG_64BIT */ |
1da177e4 | 242 | } |
ccf45caf MS |
243 | |
244 | /* | |
245 | * Rewind PSW instruction address by specified number of bytes. | |
246 | */ | |
247 | static inline unsigned long __rewind_psw(psw_t psw, unsigned long ilc) | |
248 | { | |
f4815ac6 | 249 | #ifndef CONFIG_64BIT |
ccf45caf MS |
250 | if (psw.addr & PSW_ADDR_AMODE) |
251 | /* 31 bit mode */ | |
252 | return (psw.addr - ilc) | PSW_ADDR_AMODE; | |
253 | /* 24 bit mode */ | |
254 | return (psw.addr - ilc) & ((1UL << 24) - 1); | |
255 | #else | |
256 | unsigned long mask; | |
257 | ||
258 | mask = (psw.mask & PSW_MASK_EA) ? -1UL : | |
259 | (psw.mask & PSW_MASK_BA) ? (1UL << 31) - 1 : | |
260 | (1UL << 24) - 1; | |
261 | return (psw.addr - ilc) & mask; | |
262 | #endif | |
263 | } | |
1da177e4 | 264 | |
1da177e4 LT |
265 | /* |
266 | * Function to drop a processor into disabled wait state | |
267 | */ | |
ff2d8b19 | 268 | static inline void __noreturn disabled_wait(unsigned long code) |
1da177e4 | 269 | { |
1da177e4 | 270 | unsigned long ctl_buf; |
77fa2245 | 271 | psw_t dw_psw; |
1da177e4 | 272 | |
b50511e4 | 273 | dw_psw.mask = PSW_MASK_BASE | PSW_MASK_WAIT | PSW_MASK_BA | PSW_MASK_EA; |
77fa2245 | 274 | dw_psw.addr = code; |
1da177e4 LT |
275 | /* |
276 | * Store status and then load disabled wait psw, | |
277 | * the processor is dead afterwards | |
278 | */ | |
f4815ac6 | 279 | #ifndef CONFIG_64BIT |
94c12cc7 MS |
280 | asm volatile( |
281 | " stctl 0,0,0(%2)\n" | |
282 | " ni 0(%2),0xef\n" /* switch off protection */ | |
283 | " lctl 0,0,0(%2)\n" | |
284 | " stpt 0xd8\n" /* store timer */ | |
285 | " stckc 0xe0\n" /* store clock comparator */ | |
286 | " stpx 0x108\n" /* store prefix register */ | |
287 | " stam 0,15,0x120\n" /* store access registers */ | |
288 | " std 0,0x160\n" /* store f0 */ | |
289 | " std 2,0x168\n" /* store f2 */ | |
290 | " std 4,0x170\n" /* store f4 */ | |
291 | " std 6,0x178\n" /* store f6 */ | |
292 | " stm 0,15,0x180\n" /* store general registers */ | |
293 | " stctl 0,15,0x1c0\n" /* store control registers */ | |
294 | " oi 0x1c0,0x10\n" /* fake protection bit */ | |
295 | " lpsw 0(%1)" | |
296 | : "=m" (ctl_buf) | |
297 | : "a" (&dw_psw), "a" (&ctl_buf), "m" (dw_psw) : "cc"); | |
f4815ac6 | 298 | #else /* CONFIG_64BIT */ |
94c12cc7 MS |
299 | asm volatile( |
300 | " stctg 0,0,0(%2)\n" | |
301 | " ni 4(%2),0xef\n" /* switch off protection */ | |
302 | " lctlg 0,0,0(%2)\n" | |
303 | " lghi 1,0x1000\n" | |
304 | " stpt 0x328(1)\n" /* store timer */ | |
305 | " stckc 0x330(1)\n" /* store clock comparator */ | |
306 | " stpx 0x318(1)\n" /* store prefix register */ | |
307 | " stam 0,15,0x340(1)\n"/* store access registers */ | |
308 | " stfpc 0x31c(1)\n" /* store fpu control */ | |
309 | " std 0,0x200(1)\n" /* store f0 */ | |
310 | " std 1,0x208(1)\n" /* store f1 */ | |
311 | " std 2,0x210(1)\n" /* store f2 */ | |
312 | " std 3,0x218(1)\n" /* store f3 */ | |
313 | " std 4,0x220(1)\n" /* store f4 */ | |
314 | " std 5,0x228(1)\n" /* store f5 */ | |
315 | " std 6,0x230(1)\n" /* store f6 */ | |
316 | " std 7,0x238(1)\n" /* store f7 */ | |
317 | " std 8,0x240(1)\n" /* store f8 */ | |
318 | " std 9,0x248(1)\n" /* store f9 */ | |
319 | " std 10,0x250(1)\n" /* store f10 */ | |
320 | " std 11,0x258(1)\n" /* store f11 */ | |
321 | " std 12,0x260(1)\n" /* store f12 */ | |
322 | " std 13,0x268(1)\n" /* store f13 */ | |
323 | " std 14,0x270(1)\n" /* store f14 */ | |
324 | " std 15,0x278(1)\n" /* store f15 */ | |
325 | " stmg 0,15,0x280(1)\n"/* store general registers */ | |
326 | " stctg 0,15,0x380(1)\n"/* store control registers */ | |
327 | " oi 0x384(1),0x10\n"/* fake protection bit */ | |
328 | " lpswe 0(%1)" | |
329 | : "=m" (ctl_buf) | |
bdd42b28 | 330 | : "a" (&dw_psw), "a" (&ctl_buf), "m" (dw_psw) : "cc", "0", "1"); |
f4815ac6 | 331 | #endif /* CONFIG_64BIT */ |
edd53787 | 332 | while (1); |
1da177e4 LT |
333 | } |
334 | ||
a0616cde DH |
335 | /* |
336 | * Use to set psw mask except for the first byte which | |
337 | * won't be changed by this function. | |
338 | */ | |
339 | static inline void | |
340 | __set_psw_mask(unsigned long mask) | |
341 | { | |
342 | __load_psw_mask(mask | (arch_local_save_flags() & ~(-1UL >> 8))); | |
343 | } | |
344 | ||
345 | #define local_mcck_enable() \ | |
346 | __set_psw_mask(psw_kernel_bits | PSW_MASK_DAT | PSW_MASK_MCHECK) | |
347 | #define local_mcck_disable() \ | |
348 | __set_psw_mask(psw_kernel_bits | PSW_MASK_DAT) | |
349 | ||
ab14de6c HC |
350 | /* |
351 | * Basic Machine Check/Program Check Handler. | |
352 | */ | |
353 | ||
354 | extern void s390_base_mcck_handler(void); | |
355 | extern void s390_base_pgm_handler(void); | |
356 | extern void s390_base_ext_handler(void); | |
357 | ||
358 | extern void (*s390_base_mcck_handler_fn)(void); | |
359 | extern void (*s390_base_pgm_handler_fn)(void); | |
360 | extern void (*s390_base_ext_handler_fn)(void); | |
361 | ||
dfd54cbc HC |
362 | #define ARCH_LOW_ADDRESS_LIMIT 0x7fffffffUL |
363 | ||
fbe76568 HC |
364 | extern int memcpy_real(void *, void *, size_t); |
365 | extern void memcpy_absolute(void *, void *, size_t); | |
366 | ||
367 | #define mem_assign_absolute(dest, val) { \ | |
368 | __typeof__(dest) __tmp = (val); \ | |
369 | \ | |
370 | BUILD_BUG_ON(sizeof(__tmp) != sizeof(val)); \ | |
371 | memcpy_absolute(&(dest), &__tmp, sizeof(__tmp)); \ | |
372 | } | |
373 | ||
eb608fb3 HC |
374 | /* |
375 | * Helper macro for exception table entries | |
376 | */ | |
377 | #define EX_TABLE(_fault, _target) \ | |
378 | ".section __ex_table,\"a\"\n" \ | |
379 | ".align 4\n" \ | |
380 | ".long (" #_fault ") - .\n" \ | |
381 | ".long (" #_target ") - .\n" \ | |
382 | ".previous\n" | |
383 | ||
384 | #else /* __ASSEMBLY__ */ | |
385 | ||
386 | #define EX_TABLE(_fault, _target) \ | |
387 | .section __ex_table,"a" ; \ | |
388 | .align 4 ; \ | |
389 | .long (_fault) - . ; \ | |
390 | .long (_target) - . ; \ | |
391 | .previous | |
392 | ||
393 | #endif /* __ASSEMBLY__ */ | |
394 | ||
395 | #endif /* __ASM_S390_PROCESSOR_H */ |