]>
Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | #ifndef VMX_H |
2 | #define VMX_H | |
3 | ||
4 | /* | |
5 | * vmx.h: VMX Architecture related definitions | |
6 | * Copyright (c) 2004, Intel Corporation. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms and conditions of the GNU General Public License, | |
10 | * version 2, as published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., 59 Temple | |
19 | * Place - Suite 330, Boston, MA 02111-1307 USA. | |
20 | * | |
21 | * A few random additions are: | |
22 | * Copyright (C) 2006 Qumranet | |
23 | * Avi Kivity <avi@qumranet.com> | |
24 | * Yaniv Kamay <yaniv@qumranet.com> | |
25 | * | |
26 | */ | |
27 | ||
19b95dba AK |
28 | #include <linux/types.h> |
29 | ||
8a70cc3d ED |
30 | /* |
31 | * Definitions of Primary Processor-Based VM-Execution Controls. | |
32 | */ | |
62b3ffb8 YS |
33 | #define CPU_BASED_VIRTUAL_INTR_PENDING 0x00000004 |
34 | #define CPU_BASED_USE_TSC_OFFSETING 0x00000008 | |
35 | #define CPU_BASED_HLT_EXITING 0x00000080 | |
36 | #define CPU_BASED_INVLPG_EXITING 0x00000200 | |
37 | #define CPU_BASED_MWAIT_EXITING 0x00000400 | |
38 | #define CPU_BASED_RDPMC_EXITING 0x00000800 | |
39 | #define CPU_BASED_RDTSC_EXITING 0x00001000 | |
d56f546d SY |
40 | #define CPU_BASED_CR3_LOAD_EXITING 0x00008000 |
41 | #define CPU_BASED_CR3_STORE_EXITING 0x00010000 | |
62b3ffb8 YS |
42 | #define CPU_BASED_CR8_LOAD_EXITING 0x00080000 |
43 | #define CPU_BASED_CR8_STORE_EXITING 0x00100000 | |
44 | #define CPU_BASED_TPR_SHADOW 0x00200000 | |
f08864b4 | 45 | #define CPU_BASED_VIRTUAL_NMI_PENDING 0x00400000 |
62b3ffb8 YS |
46 | #define CPU_BASED_MOV_DR_EXITING 0x00800000 |
47 | #define CPU_BASED_UNCOND_IO_EXITING 0x01000000 | |
48 | #define CPU_BASED_USE_IO_BITMAPS 0x02000000 | |
49 | #define CPU_BASED_USE_MSR_BITMAPS 0x10000000 | |
50 | #define CPU_BASED_MONITOR_EXITING 0x20000000 | |
51 | #define CPU_BASED_PAUSE_EXITING 0x40000000 | |
52 | #define CPU_BASED_ACTIVATE_SECONDARY_CONTROLS 0x80000000 | |
8a70cc3d ED |
53 | /* |
54 | * Definitions of Secondary Processor-Based VM-Execution Controls. | |
55 | */ | |
56 | #define SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES 0x00000001 | |
d56f546d | 57 | #define SECONDARY_EXEC_ENABLE_EPT 0x00000002 |
4e47c7a6 | 58 | #define SECONDARY_EXEC_RDTSCP 0x00000008 |
2384d2b3 | 59 | #define SECONDARY_EXEC_ENABLE_VPID 0x00000020 |
e5edaa01 | 60 | #define SECONDARY_EXEC_WBINVD_EXITING 0x00000040 |
3a624e29 | 61 | #define SECONDARY_EXEC_UNRESTRICTED_GUEST 0x00000080 |
4b8d54f9 | 62 | #define SECONDARY_EXEC_PAUSE_LOOP_EXITING 0x00000400 |
8a70cc3d | 63 | |
6aa8b732 | 64 | |
62b3ffb8 YS |
65 | #define PIN_BASED_EXT_INTR_MASK 0x00000001 |
66 | #define PIN_BASED_NMI_EXITING 0x00000008 | |
67 | #define PIN_BASED_VIRTUAL_NMIS 0x00000020 | |
6aa8b732 | 68 | |
07c116d2 | 69 | #define VM_EXIT_SAVE_DEBUG_CONTROLS 0x00000002 |
62b3ffb8 | 70 | #define VM_EXIT_HOST_ADDR_SPACE_SIZE 0x00000200 |
07c116d2 | 71 | #define VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL 0x00001000 |
62b3ffb8 | 72 | #define VM_EXIT_ACK_INTR_ON_EXIT 0x00008000 |
468d472f SY |
73 | #define VM_EXIT_SAVE_IA32_PAT 0x00040000 |
74 | #define VM_EXIT_LOAD_IA32_PAT 0x00080000 | |
07c116d2 AK |
75 | #define VM_EXIT_SAVE_IA32_EFER 0x00100000 |
76 | #define VM_EXIT_LOAD_IA32_EFER 0x00200000 | |
77 | #define VM_EXIT_SAVE_VMX_PREEMPTION_TIMER 0x00400000 | |
6aa8b732 | 78 | |
07c116d2 | 79 | #define VM_ENTRY_LOAD_DEBUG_CONTROLS 0x00000002 |
62b3ffb8 YS |
80 | #define VM_ENTRY_IA32E_MODE 0x00000200 |
81 | #define VM_ENTRY_SMM 0x00000400 | |
82 | #define VM_ENTRY_DEACT_DUAL_MONITOR 0x00000800 | |
07c116d2 | 83 | #define VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL 0x00002000 |
468d472f | 84 | #define VM_ENTRY_LOAD_IA32_PAT 0x00004000 |
07c116d2 | 85 | #define VM_ENTRY_LOAD_IA32_EFER 0x00008000 |
62b3ffb8 | 86 | |
6aa8b732 AK |
87 | /* VMCS Encodings */ |
88 | enum vmcs_field { | |
2384d2b3 | 89 | VIRTUAL_PROCESSOR_ID = 0x00000000, |
6aa8b732 AK |
90 | GUEST_ES_SELECTOR = 0x00000800, |
91 | GUEST_CS_SELECTOR = 0x00000802, | |
92 | GUEST_SS_SELECTOR = 0x00000804, | |
93 | GUEST_DS_SELECTOR = 0x00000806, | |
94 | GUEST_FS_SELECTOR = 0x00000808, | |
95 | GUEST_GS_SELECTOR = 0x0000080a, | |
96 | GUEST_LDTR_SELECTOR = 0x0000080c, | |
97 | GUEST_TR_SELECTOR = 0x0000080e, | |
98 | HOST_ES_SELECTOR = 0x00000c00, | |
99 | HOST_CS_SELECTOR = 0x00000c02, | |
100 | HOST_SS_SELECTOR = 0x00000c04, | |
101 | HOST_DS_SELECTOR = 0x00000c06, | |
102 | HOST_FS_SELECTOR = 0x00000c08, | |
103 | HOST_GS_SELECTOR = 0x00000c0a, | |
104 | HOST_TR_SELECTOR = 0x00000c0c, | |
105 | IO_BITMAP_A = 0x00002000, | |
106 | IO_BITMAP_A_HIGH = 0x00002001, | |
107 | IO_BITMAP_B = 0x00002002, | |
108 | IO_BITMAP_B_HIGH = 0x00002003, | |
109 | MSR_BITMAP = 0x00002004, | |
110 | MSR_BITMAP_HIGH = 0x00002005, | |
111 | VM_EXIT_MSR_STORE_ADDR = 0x00002006, | |
112 | VM_EXIT_MSR_STORE_ADDR_HIGH = 0x00002007, | |
113 | VM_EXIT_MSR_LOAD_ADDR = 0x00002008, | |
114 | VM_EXIT_MSR_LOAD_ADDR_HIGH = 0x00002009, | |
115 | VM_ENTRY_MSR_LOAD_ADDR = 0x0000200a, | |
116 | VM_ENTRY_MSR_LOAD_ADDR_HIGH = 0x0000200b, | |
117 | TSC_OFFSET = 0x00002010, | |
118 | TSC_OFFSET_HIGH = 0x00002011, | |
119 | VIRTUAL_APIC_PAGE_ADDR = 0x00002012, | |
120 | VIRTUAL_APIC_PAGE_ADDR_HIGH = 0x00002013, | |
f78e0e2e SY |
121 | APIC_ACCESS_ADDR = 0x00002014, |
122 | APIC_ACCESS_ADDR_HIGH = 0x00002015, | |
d56f546d SY |
123 | EPT_POINTER = 0x0000201a, |
124 | EPT_POINTER_HIGH = 0x0000201b, | |
125 | GUEST_PHYSICAL_ADDRESS = 0x00002400, | |
126 | GUEST_PHYSICAL_ADDRESS_HIGH = 0x00002401, | |
6aa8b732 AK |
127 | VMCS_LINK_POINTER = 0x00002800, |
128 | VMCS_LINK_POINTER_HIGH = 0x00002801, | |
129 | GUEST_IA32_DEBUGCTL = 0x00002802, | |
130 | GUEST_IA32_DEBUGCTL_HIGH = 0x00002803, | |
468d472f SY |
131 | GUEST_IA32_PAT = 0x00002804, |
132 | GUEST_IA32_PAT_HIGH = 0x00002805, | |
5dfa3d17 AK |
133 | GUEST_IA32_EFER = 0x00002806, |
134 | GUEST_IA32_EFER_HIGH = 0x00002807, | |
4704d0be NHE |
135 | GUEST_IA32_PERF_GLOBAL_CTRL = 0x00002808, |
136 | GUEST_IA32_PERF_GLOBAL_CTRL_HIGH= 0x00002809, | |
d56f546d SY |
137 | GUEST_PDPTR0 = 0x0000280a, |
138 | GUEST_PDPTR0_HIGH = 0x0000280b, | |
139 | GUEST_PDPTR1 = 0x0000280c, | |
140 | GUEST_PDPTR1_HIGH = 0x0000280d, | |
141 | GUEST_PDPTR2 = 0x0000280e, | |
142 | GUEST_PDPTR2_HIGH = 0x0000280f, | |
143 | GUEST_PDPTR3 = 0x00002810, | |
144 | GUEST_PDPTR3_HIGH = 0x00002811, | |
468d472f SY |
145 | HOST_IA32_PAT = 0x00002c00, |
146 | HOST_IA32_PAT_HIGH = 0x00002c01, | |
5dfa3d17 AK |
147 | HOST_IA32_EFER = 0x00002c02, |
148 | HOST_IA32_EFER_HIGH = 0x00002c03, | |
4704d0be NHE |
149 | HOST_IA32_PERF_GLOBAL_CTRL = 0x00002c04, |
150 | HOST_IA32_PERF_GLOBAL_CTRL_HIGH = 0x00002c05, | |
6aa8b732 AK |
151 | PIN_BASED_VM_EXEC_CONTROL = 0x00004000, |
152 | CPU_BASED_VM_EXEC_CONTROL = 0x00004002, | |
153 | EXCEPTION_BITMAP = 0x00004004, | |
154 | PAGE_FAULT_ERROR_CODE_MASK = 0x00004006, | |
155 | PAGE_FAULT_ERROR_CODE_MATCH = 0x00004008, | |
156 | CR3_TARGET_COUNT = 0x0000400a, | |
157 | VM_EXIT_CONTROLS = 0x0000400c, | |
158 | VM_EXIT_MSR_STORE_COUNT = 0x0000400e, | |
159 | VM_EXIT_MSR_LOAD_COUNT = 0x00004010, | |
160 | VM_ENTRY_CONTROLS = 0x00004012, | |
161 | VM_ENTRY_MSR_LOAD_COUNT = 0x00004014, | |
162 | VM_ENTRY_INTR_INFO_FIELD = 0x00004016, | |
163 | VM_ENTRY_EXCEPTION_ERROR_CODE = 0x00004018, | |
164 | VM_ENTRY_INSTRUCTION_LEN = 0x0000401a, | |
165 | TPR_THRESHOLD = 0x0000401c, | |
166 | SECONDARY_VM_EXEC_CONTROL = 0x0000401e, | |
4b8d54f9 ZE |
167 | PLE_GAP = 0x00004020, |
168 | PLE_WINDOW = 0x00004022, | |
6aa8b732 AK |
169 | VM_INSTRUCTION_ERROR = 0x00004400, |
170 | VM_EXIT_REASON = 0x00004402, | |
171 | VM_EXIT_INTR_INFO = 0x00004404, | |
172 | VM_EXIT_INTR_ERROR_CODE = 0x00004406, | |
173 | IDT_VECTORING_INFO_FIELD = 0x00004408, | |
174 | IDT_VECTORING_ERROR_CODE = 0x0000440a, | |
175 | VM_EXIT_INSTRUCTION_LEN = 0x0000440c, | |
176 | VMX_INSTRUCTION_INFO = 0x0000440e, | |
177 | GUEST_ES_LIMIT = 0x00004800, | |
178 | GUEST_CS_LIMIT = 0x00004802, | |
179 | GUEST_SS_LIMIT = 0x00004804, | |
180 | GUEST_DS_LIMIT = 0x00004806, | |
181 | GUEST_FS_LIMIT = 0x00004808, | |
182 | GUEST_GS_LIMIT = 0x0000480a, | |
183 | GUEST_LDTR_LIMIT = 0x0000480c, | |
184 | GUEST_TR_LIMIT = 0x0000480e, | |
185 | GUEST_GDTR_LIMIT = 0x00004810, | |
186 | GUEST_IDTR_LIMIT = 0x00004812, | |
187 | GUEST_ES_AR_BYTES = 0x00004814, | |
188 | GUEST_CS_AR_BYTES = 0x00004816, | |
189 | GUEST_SS_AR_BYTES = 0x00004818, | |
190 | GUEST_DS_AR_BYTES = 0x0000481a, | |
191 | GUEST_FS_AR_BYTES = 0x0000481c, | |
192 | GUEST_GS_AR_BYTES = 0x0000481e, | |
193 | GUEST_LDTR_AR_BYTES = 0x00004820, | |
194 | GUEST_TR_AR_BYTES = 0x00004822, | |
195 | GUEST_INTERRUPTIBILITY_INFO = 0x00004824, | |
196 | GUEST_ACTIVITY_STATE = 0X00004826, | |
197 | GUEST_SYSENTER_CS = 0x0000482A, | |
198 | HOST_IA32_SYSENTER_CS = 0x00004c00, | |
199 | CR0_GUEST_HOST_MASK = 0x00006000, | |
200 | CR4_GUEST_HOST_MASK = 0x00006002, | |
201 | CR0_READ_SHADOW = 0x00006004, | |
202 | CR4_READ_SHADOW = 0x00006006, | |
203 | CR3_TARGET_VALUE0 = 0x00006008, | |
204 | CR3_TARGET_VALUE1 = 0x0000600a, | |
205 | CR3_TARGET_VALUE2 = 0x0000600c, | |
206 | CR3_TARGET_VALUE3 = 0x0000600e, | |
207 | EXIT_QUALIFICATION = 0x00006400, | |
208 | GUEST_LINEAR_ADDRESS = 0x0000640a, | |
209 | GUEST_CR0 = 0x00006800, | |
210 | GUEST_CR3 = 0x00006802, | |
211 | GUEST_CR4 = 0x00006804, | |
212 | GUEST_ES_BASE = 0x00006806, | |
213 | GUEST_CS_BASE = 0x00006808, | |
214 | GUEST_SS_BASE = 0x0000680a, | |
215 | GUEST_DS_BASE = 0x0000680c, | |
216 | GUEST_FS_BASE = 0x0000680e, | |
217 | GUEST_GS_BASE = 0x00006810, | |
218 | GUEST_LDTR_BASE = 0x00006812, | |
219 | GUEST_TR_BASE = 0x00006814, | |
220 | GUEST_GDTR_BASE = 0x00006816, | |
221 | GUEST_IDTR_BASE = 0x00006818, | |
222 | GUEST_DR7 = 0x0000681a, | |
223 | GUEST_RSP = 0x0000681c, | |
224 | GUEST_RIP = 0x0000681e, | |
225 | GUEST_RFLAGS = 0x00006820, | |
226 | GUEST_PENDING_DBG_EXCEPTIONS = 0x00006822, | |
227 | GUEST_SYSENTER_ESP = 0x00006824, | |
228 | GUEST_SYSENTER_EIP = 0x00006826, | |
229 | HOST_CR0 = 0x00006c00, | |
230 | HOST_CR3 = 0x00006c02, | |
231 | HOST_CR4 = 0x00006c04, | |
232 | HOST_FS_BASE = 0x00006c06, | |
233 | HOST_GS_BASE = 0x00006c08, | |
234 | HOST_TR_BASE = 0x00006c0a, | |
235 | HOST_GDTR_BASE = 0x00006c0c, | |
236 | HOST_IDTR_BASE = 0x00006c0e, | |
237 | HOST_IA32_SYSENTER_ESP = 0x00006c10, | |
238 | HOST_IA32_SYSENTER_EIP = 0x00006c12, | |
239 | HOST_RSP = 0x00006c14, | |
240 | HOST_RIP = 0x00006c16, | |
241 | }; | |
242 | ||
243 | #define VMX_EXIT_REASONS_FAILED_VMENTRY 0x80000000 | |
244 | ||
245 | #define EXIT_REASON_EXCEPTION_NMI 0 | |
246 | #define EXIT_REASON_EXTERNAL_INTERRUPT 1 | |
988ad74f | 247 | #define EXIT_REASON_TRIPLE_FAULT 2 |
6aa8b732 AK |
248 | |
249 | #define EXIT_REASON_PENDING_INTERRUPT 7 | |
f08864b4 | 250 | #define EXIT_REASON_NMI_WINDOW 8 |
6aa8b732 AK |
251 | #define EXIT_REASON_TASK_SWITCH 9 |
252 | #define EXIT_REASON_CPUID 10 | |
253 | #define EXIT_REASON_HLT 12 | |
ec25d5e6 | 254 | #define EXIT_REASON_INVD 13 |
6aa8b732 AK |
255 | #define EXIT_REASON_INVLPG 14 |
256 | #define EXIT_REASON_RDPMC 15 | |
257 | #define EXIT_REASON_RDTSC 16 | |
258 | #define EXIT_REASON_VMCALL 18 | |
259 | #define EXIT_REASON_VMCLEAR 19 | |
260 | #define EXIT_REASON_VMLAUNCH 20 | |
261 | #define EXIT_REASON_VMPTRLD 21 | |
262 | #define EXIT_REASON_VMPTRST 22 | |
263 | #define EXIT_REASON_VMREAD 23 | |
264 | #define EXIT_REASON_VMRESUME 24 | |
265 | #define EXIT_REASON_VMWRITE 25 | |
266 | #define EXIT_REASON_VMOFF 26 | |
267 | #define EXIT_REASON_VMON 27 | |
268 | #define EXIT_REASON_CR_ACCESS 28 | |
269 | #define EXIT_REASON_DR_ACCESS 29 | |
270 | #define EXIT_REASON_IO_INSTRUCTION 30 | |
271 | #define EXIT_REASON_MSR_READ 31 | |
272 | #define EXIT_REASON_MSR_WRITE 32 | |
c8174f7b | 273 | #define EXIT_REASON_INVALID_STATE 33 |
6aa8b732 | 274 | #define EXIT_REASON_MWAIT_INSTRUCTION 36 |
59708670 | 275 | #define EXIT_REASON_MONITOR_INSTRUCTION 39 |
4b8d54f9 | 276 | #define EXIT_REASON_PAUSE_INSTRUCTION 40 |
a0861c02 | 277 | #define EXIT_REASON_MCE_DURING_VMENTRY 41 |
6e5d865c | 278 | #define EXIT_REASON_TPR_BELOW_THRESHOLD 43 |
f78e0e2e | 279 | #define EXIT_REASON_APIC_ACCESS 44 |
d56f546d SY |
280 | #define EXIT_REASON_EPT_VIOLATION 48 |
281 | #define EXIT_REASON_EPT_MISCONFIG 49 | |
e5edaa01 | 282 | #define EXIT_REASON_WBINVD 54 |
2acf923e | 283 | #define EXIT_REASON_XSETBV 55 |
6aa8b732 AK |
284 | |
285 | /* | |
286 | * Interruption-information format | |
287 | */ | |
288 | #define INTR_INFO_VECTOR_MASK 0xff /* 7:0 */ | |
289 | #define INTR_INFO_INTR_TYPE_MASK 0x700 /* 10:8 */ | |
2e11384c | 290 | #define INTR_INFO_DELIVER_CODE_MASK 0x800 /* 11 */ |
f08864b4 | 291 | #define INTR_INFO_UNBLOCK_NMI 0x1000 /* 12 */ |
6aa8b732 | 292 | #define INTR_INFO_VALID_MASK 0x80000000 /* 31 */ |
f08864b4 | 293 | #define INTR_INFO_RESVD_BITS_MASK 0x7ffff000 |
6aa8b732 AK |
294 | |
295 | #define VECTORING_INFO_VECTOR_MASK INTR_INFO_VECTOR_MASK | |
296 | #define VECTORING_INFO_TYPE_MASK INTR_INFO_INTR_TYPE_MASK | |
2e11384c | 297 | #define VECTORING_INFO_DELIVER_CODE_MASK INTR_INFO_DELIVER_CODE_MASK |
6aa8b732 AK |
298 | #define VECTORING_INFO_VALID_MASK INTR_INFO_VALID_MASK |
299 | ||
300 | #define INTR_TYPE_EXT_INTR (0 << 8) /* external interrupt */ | |
f08864b4 | 301 | #define INTR_TYPE_NMI_INTR (2 << 8) /* NMI */ |
8ab2d2e2 | 302 | #define INTR_TYPE_HARD_EXCEPTION (3 << 8) /* processor exception */ |
9c5623e3 | 303 | #define INTR_TYPE_SOFT_INTR (4 << 8) /* software interrupt */ |
8ab2d2e2 | 304 | #define INTR_TYPE_SOFT_EXCEPTION (6 << 8) /* software exception */ |
6aa8b732 | 305 | |
f08864b4 SY |
306 | /* GUEST_INTERRUPTIBILITY_INFO flags. */ |
307 | #define GUEST_INTR_STATE_STI 0x00000001 | |
308 | #define GUEST_INTR_STATE_MOV_SS 0x00000002 | |
309 | #define GUEST_INTR_STATE_SMI 0x00000004 | |
310 | #define GUEST_INTR_STATE_NMI 0x00000008 | |
311 | ||
443381a8 AL |
312 | /* GUEST_ACTIVITY_STATE flags */ |
313 | #define GUEST_ACTIVITY_ACTIVE 0 | |
314 | #define GUEST_ACTIVITY_HLT 1 | |
315 | #define GUEST_ACTIVITY_SHUTDOWN 2 | |
316 | #define GUEST_ACTIVITY_WAIT_SIPI 3 | |
317 | ||
6aa8b732 AK |
318 | /* |
319 | * Exit Qualifications for MOV for Control Register Access | |
320 | */ | |
d77c26fc | 321 | #define CONTROL_REG_ACCESS_NUM 0x7 /* 2:0, number of control reg.*/ |
6aa8b732 | 322 | #define CONTROL_REG_ACCESS_TYPE 0x30 /* 5:4, access type */ |
d77c26fc | 323 | #define CONTROL_REG_ACCESS_REG 0xf00 /* 10:8, general purpose reg. */ |
6aa8b732 AK |
324 | #define LMSW_SOURCE_DATA_SHIFT 16 |
325 | #define LMSW_SOURCE_DATA (0xFFFF << LMSW_SOURCE_DATA_SHIFT) /* 16:31 lmsw source */ | |
326 | #define REG_EAX (0 << 8) | |
327 | #define REG_ECX (1 << 8) | |
328 | #define REG_EDX (2 << 8) | |
329 | #define REG_EBX (3 << 8) | |
330 | #define REG_ESP (4 << 8) | |
331 | #define REG_EBP (5 << 8) | |
332 | #define REG_ESI (6 << 8) | |
333 | #define REG_EDI (7 << 8) | |
334 | #define REG_R8 (8 << 8) | |
335 | #define REG_R9 (9 << 8) | |
336 | #define REG_R10 (10 << 8) | |
337 | #define REG_R11 (11 << 8) | |
338 | #define REG_R12 (12 << 8) | |
339 | #define REG_R13 (13 << 8) | |
340 | #define REG_R14 (14 << 8) | |
341 | #define REG_R15 (15 << 8) | |
342 | ||
343 | /* | |
344 | * Exit Qualifications for MOV for Debug Register Access | |
345 | */ | |
d77c26fc | 346 | #define DEBUG_REG_ACCESS_NUM 0x7 /* 2:0, number of debug reg. */ |
6aa8b732 AK |
347 | #define DEBUG_REG_ACCESS_TYPE 0x10 /* 4, direction of access */ |
348 | #define TYPE_MOV_TO_DR (0 << 4) | |
349 | #define TYPE_MOV_FROM_DR (1 << 4) | |
42dbaa5a | 350 | #define DEBUG_REG_ACCESS_REG(eq) (((eq) >> 8) & 0xf) /* 11:8, general purpose reg. */ |
6aa8b732 AK |
351 | |
352 | ||
58fbbf26 KT |
353 | /* |
354 | * Exit Qualifications for APIC-Access | |
355 | */ | |
356 | #define APIC_ACCESS_OFFSET 0xfff /* 11:0, offset within the APIC page */ | |
357 | #define APIC_ACCESS_TYPE 0xf000 /* 15:12, access type */ | |
358 | #define TYPE_LINEAR_APIC_INST_READ (0 << 12) | |
359 | #define TYPE_LINEAR_APIC_INST_WRITE (1 << 12) | |
360 | #define TYPE_LINEAR_APIC_INST_FETCH (2 << 12) | |
361 | #define TYPE_LINEAR_APIC_EVENT (3 << 12) | |
362 | #define TYPE_PHYSICAL_APIC_EVENT (10 << 12) | |
363 | #define TYPE_PHYSICAL_APIC_INST (15 << 12) | |
364 | ||
6aa8b732 AK |
365 | /* segment AR */ |
366 | #define SEGMENT_AR_L_MASK (1 << 13) | |
367 | ||
6aa8b732 AK |
368 | #define AR_TYPE_ACCESSES_MASK 1 |
369 | #define AR_TYPE_READABLE_MASK (1 << 1) | |
370 | #define AR_TYPE_WRITEABLE_MASK (1 << 2) | |
371 | #define AR_TYPE_CODE_MASK (1 << 3) | |
372 | #define AR_TYPE_MASK 0x0f | |
373 | #define AR_TYPE_BUSY_64_TSS 11 | |
374 | #define AR_TYPE_BUSY_32_TSS 11 | |
375 | #define AR_TYPE_BUSY_16_TSS 3 | |
376 | #define AR_TYPE_LDT 2 | |
377 | ||
378 | #define AR_UNUSABLE_MASK (1 << 16) | |
379 | #define AR_S_MASK (1 << 4) | |
380 | #define AR_P_MASK (1 << 7) | |
381 | #define AR_L_MASK (1 << 13) | |
382 | #define AR_DB_MASK (1 << 14) | |
383 | #define AR_G_MASK (1 << 15) | |
384 | #define AR_DPL_SHIFT 5 | |
385 | #define AR_DPL(ar) (((ar) >> AR_DPL_SHIFT) & 3) | |
386 | ||
387 | #define AR_RESERVD_MASK 0xfffe0f00 | |
388 | ||
6fe63979 SY |
389 | #define TSS_PRIVATE_MEMSLOT (KVM_MEMORY_SLOTS + 0) |
390 | #define APIC_ACCESS_PAGE_PRIVATE_MEMSLOT (KVM_MEMORY_SLOTS + 1) | |
391 | #define IDENTITY_PAGETABLE_PRIVATE_MEMSLOT (KVM_MEMORY_SLOTS + 2) | |
f78e0e2e | 392 | |
2384d2b3 SY |
393 | #define VMX_NR_VPIDS (1 << 16) |
394 | #define VMX_VPID_EXTENT_SINGLE_CONTEXT 1 | |
395 | #define VMX_VPID_EXTENT_ALL_CONTEXT 2 | |
396 | ||
d56f546d SY |
397 | #define VMX_EPT_EXTENT_INDIVIDUAL_ADDR 0 |
398 | #define VMX_EPT_EXTENT_CONTEXT 1 | |
399 | #define VMX_EPT_EXTENT_GLOBAL 2 | |
e799794e MT |
400 | |
401 | #define VMX_EPT_EXECUTE_ONLY_BIT (1ull) | |
402 | #define VMX_EPT_PAGE_WALK_4_BIT (1ull << 6) | |
403 | #define VMX_EPTP_UC_BIT (1ull << 8) | |
404 | #define VMX_EPTP_WB_BIT (1ull << 14) | |
405 | #define VMX_EPT_2MB_PAGE_BIT (1ull << 16) | |
878403b7 | 406 | #define VMX_EPT_1GB_PAGE_BIT (1ull << 17) |
aaf07bc2 | 407 | #define VMX_EPT_AD_BIT (1ull << 21) |
d56f546d SY |
408 | #define VMX_EPT_EXTENT_INDIVIDUAL_BIT (1ull << 24) |
409 | #define VMX_EPT_EXTENT_CONTEXT_BIT (1ull << 25) | |
410 | #define VMX_EPT_EXTENT_GLOBAL_BIT (1ull << 26) | |
e799794e | 411 | |
518c8aee | 412 | #define VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT (1ull << 9) /* (41 - 32) */ |
b9d762fa | 413 | #define VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT (1ull << 10) /* (42 - 32) */ |
518c8aee | 414 | |
67253af5 | 415 | #define VMX_EPT_DEFAULT_GAW 3 |
1439442c SY |
416 | #define VMX_EPT_MAX_GAW 0x4 |
417 | #define VMX_EPT_MT_EPTE_SHIFT 3 | |
418 | #define VMX_EPT_GAW_EPTP_SHIFT 3 | |
aaf07bc2 | 419 | #define VMX_EPT_AD_ENABLE_BIT (1ull << 6) |
1439442c SY |
420 | #define VMX_EPT_DEFAULT_MT 0x6ull |
421 | #define VMX_EPT_READABLE_MASK 0x1ull | |
422 | #define VMX_EPT_WRITABLE_MASK 0x2ull | |
423 | #define VMX_EPT_EXECUTABLE_MASK 0x4ull | |
a19a6d11 | 424 | #define VMX_EPT_IPAT_BIT (1ull << 6) |
aaf07bc2 XH |
425 | #define VMX_EPT_ACCESS_BIT (1ull << 8) |
426 | #define VMX_EPT_DIRTY_BIT (1ull << 9) | |
d56f546d | 427 | |
b7ebfb05 SY |
428 | #define VMX_EPT_IDENTITY_PAGETABLE_ADDR 0xfffbc000ul |
429 | ||
eca70fc5 EH |
430 | |
431 | #define ASM_VMX_VMCLEAR_RAX ".byte 0x66, 0x0f, 0xc7, 0x30" | |
432 | #define ASM_VMX_VMLAUNCH ".byte 0x0f, 0x01, 0xc2" | |
433 | #define ASM_VMX_VMRESUME ".byte 0x0f, 0x01, 0xc3" | |
434 | #define ASM_VMX_VMPTRLD_RAX ".byte 0x0f, 0xc7, 0x30" | |
435 | #define ASM_VMX_VMREAD_RDX_RAX ".byte 0x0f, 0x78, 0xd0" | |
436 | #define ASM_VMX_VMWRITE_RAX_RDX ".byte 0x0f, 0x79, 0xd0" | |
437 | #define ASM_VMX_VMWRITE_RSP_RDX ".byte 0x0f, 0x79, 0xd4" | |
438 | #define ASM_VMX_VMXOFF ".byte 0x0f, 0x01, 0xc4" | |
439 | #define ASM_VMX_VMXON_RAX ".byte 0xf3, 0x0f, 0xc7, 0x30" | |
440 | #define ASM_VMX_INVEPT ".byte 0x66, 0x0f, 0x38, 0x80, 0x08" | |
441 | #define ASM_VMX_INVVPID ".byte 0x66, 0x0f, 0x38, 0x81, 0x08" | |
442 | ||
19b95dba AK |
443 | struct vmx_msr_entry { |
444 | u32 index; | |
445 | u32 reserved; | |
446 | u64 value; | |
447 | } __aligned(16); | |
eca70fc5 | 448 | |
7c177938 NHE |
449 | /* |
450 | * Exit Qualifications for entry failure during or after loading guest state | |
451 | */ | |
452 | #define ENTRY_FAIL_DEFAULT 0 | |
453 | #define ENTRY_FAIL_PDPTE 2 | |
454 | #define ENTRY_FAIL_NMI 3 | |
455 | #define ENTRY_FAIL_VMCS_LINK_PTR 4 | |
456 | ||
0140caea NHE |
457 | /* |
458 | * VM-instruction error numbers | |
459 | */ | |
460 | enum vm_instruction_error_number { | |
461 | VMXERR_VMCALL_IN_VMX_ROOT_OPERATION = 1, | |
462 | VMXERR_VMCLEAR_INVALID_ADDRESS = 2, | |
463 | VMXERR_VMCLEAR_VMXON_POINTER = 3, | |
464 | VMXERR_VMLAUNCH_NONCLEAR_VMCS = 4, | |
465 | VMXERR_VMRESUME_NONLAUNCHED_VMCS = 5, | |
466 | VMXERR_VMRESUME_AFTER_VMXOFF = 6, | |
467 | VMXERR_ENTRY_INVALID_CONTROL_FIELD = 7, | |
468 | VMXERR_ENTRY_INVALID_HOST_STATE_FIELD = 8, | |
469 | VMXERR_VMPTRLD_INVALID_ADDRESS = 9, | |
470 | VMXERR_VMPTRLD_VMXON_POINTER = 10, | |
471 | VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID = 11, | |
472 | VMXERR_UNSUPPORTED_VMCS_COMPONENT = 12, | |
473 | VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT = 13, | |
474 | VMXERR_VMXON_IN_VMX_ROOT_OPERATION = 15, | |
475 | VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER = 16, | |
476 | VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS = 17, | |
477 | VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER = 18, | |
478 | VMXERR_VMCALL_NONCLEAR_VMCS = 19, | |
479 | VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS = 20, | |
480 | VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID = 22, | |
481 | VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM = 23, | |
482 | VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES = 24, | |
483 | VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS = 25, | |
484 | VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS = 26, | |
485 | VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID = 28, | |
486 | }; | |
487 | ||
6aa8b732 | 488 | #endif |