]>
Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * This module enables machines with Intel VT-x extensions to run virtual | |
5 | * machines without emulation or binary translation. | |
6 | * | |
7 | * MMU support | |
8 | * | |
9 | * Copyright (C) 2006 Qumranet, Inc. | |
9611c187 | 10 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
11 | * |
12 | * Authors: | |
13 | * Yaniv Kamay <yaniv@qumranet.com> | |
14 | * Avi Kivity <avi@qumranet.com> | |
15 | * | |
16 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
17 | * the COPYING file in the top-level directory. | |
18 | * | |
19 | */ | |
20 | ||
21 | /* | |
22 | * We need the mmu code to access both 32-bit and 64-bit guest ptes, | |
23 | * so the code in this file is compiled twice, once per pte size. | |
24 | */ | |
25 | ||
26 | #if PTTYPE == 64 | |
27 | #define pt_element_t u64 | |
28 | #define guest_walker guest_walker64 | |
29 | #define FNAME(name) paging##64_##name | |
30 | #define PT_BASE_ADDR_MASK PT64_BASE_ADDR_MASK | |
e04da980 JR |
31 | #define PT_LVL_ADDR_MASK(lvl) PT64_LVL_ADDR_MASK(lvl) |
32 | #define PT_LVL_OFFSET_MASK(lvl) PT64_LVL_OFFSET_MASK(lvl) | |
6aa8b732 | 33 | #define PT_INDEX(addr, level) PT64_INDEX(addr, level) |
c7addb90 | 34 | #define PT_LEVEL_BITS PT64_LEVEL_BITS |
cea0f0e7 AK |
35 | #ifdef CONFIG_X86_64 |
36 | #define PT_MAX_FULL_LEVELS 4 | |
b3e4e63f | 37 | #define CMPXCHG cmpxchg |
cea0f0e7 | 38 | #else |
b3e4e63f | 39 | #define CMPXCHG cmpxchg64 |
cea0f0e7 AK |
40 | #define PT_MAX_FULL_LEVELS 2 |
41 | #endif | |
6aa8b732 AK |
42 | #elif PTTYPE == 32 |
43 | #define pt_element_t u32 | |
44 | #define guest_walker guest_walker32 | |
45 | #define FNAME(name) paging##32_##name | |
46 | #define PT_BASE_ADDR_MASK PT32_BASE_ADDR_MASK | |
e04da980 JR |
47 | #define PT_LVL_ADDR_MASK(lvl) PT32_LVL_ADDR_MASK(lvl) |
48 | #define PT_LVL_OFFSET_MASK(lvl) PT32_LVL_OFFSET_MASK(lvl) | |
6aa8b732 | 49 | #define PT_INDEX(addr, level) PT32_INDEX(addr, level) |
c7addb90 | 50 | #define PT_LEVEL_BITS PT32_LEVEL_BITS |
cea0f0e7 | 51 | #define PT_MAX_FULL_LEVELS 2 |
b3e4e63f | 52 | #define CMPXCHG cmpxchg |
6aa8b732 AK |
53 | #else |
54 | #error Invalid PTTYPE value | |
55 | #endif | |
56 | ||
e04da980 JR |
57 | #define gpte_to_gfn_lvl FNAME(gpte_to_gfn_lvl) |
58 | #define gpte_to_gfn(pte) gpte_to_gfn_lvl((pte), PT_PAGE_TABLE_LEVEL) | |
5fb07ddb | 59 | |
6aa8b732 AK |
60 | /* |
61 | * The guest_walker structure emulates the behavior of the hardware page | |
62 | * table walker. | |
63 | */ | |
64 | struct guest_walker { | |
65 | int level; | |
cea0f0e7 | 66 | gfn_t table_gfn[PT_MAX_FULL_LEVELS]; |
7819026e | 67 | pt_element_t ptes[PT_MAX_FULL_LEVELS]; |
189be38d | 68 | pt_element_t prefetch_ptes[PTE_PREFETCH_NUM]; |
7819026e | 69 | gpa_t pte_gpa[PT_MAX_FULL_LEVELS]; |
fe135d2c AK |
70 | unsigned pt_access; |
71 | unsigned pte_access; | |
815af8d4 | 72 | gfn_t gfn; |
8c28d031 | 73 | struct x86_exception fault; |
6aa8b732 AK |
74 | }; |
75 | ||
e04da980 | 76 | static gfn_t gpte_to_gfn_lvl(pt_element_t gpte, int lvl) |
5fb07ddb | 77 | { |
e04da980 | 78 | return (gpte & PT_LVL_ADDR_MASK(lvl)) >> PAGE_SHIFT; |
5fb07ddb AK |
79 | } |
80 | ||
a78484c6 | 81 | static int FNAME(cmpxchg_gpte)(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, |
c8cfbb55 TY |
82 | pt_element_t __user *ptep_user, unsigned index, |
83 | pt_element_t orig_pte, pt_element_t new_pte) | |
b3e4e63f | 84 | { |
c8cfbb55 | 85 | int npages; |
b3e4e63f MT |
86 | pt_element_t ret; |
87 | pt_element_t *table; | |
88 | struct page *page; | |
89 | ||
c8cfbb55 TY |
90 | npages = get_user_pages_fast((unsigned long)ptep_user, 1, 1, &page); |
91 | /* Check if the user is doing something meaningless. */ | |
92 | if (unlikely(npages != 1)) | |
a78484c6 RJ |
93 | return -EFAULT; |
94 | ||
b3e4e63f | 95 | table = kmap_atomic(page, KM_USER0); |
b3e4e63f | 96 | ret = CMPXCHG(&table[index], orig_pte, new_pte); |
b3e4e63f MT |
97 | kunmap_atomic(table, KM_USER0); |
98 | ||
99 | kvm_release_page_dirty(page); | |
100 | ||
101 | return (ret != orig_pte); | |
102 | } | |
103 | ||
640d9b0d XG |
104 | static unsigned FNAME(gpte_access)(struct kvm_vcpu *vcpu, pt_element_t gpte, |
105 | bool last) | |
bedbe4ee AK |
106 | { |
107 | unsigned access; | |
108 | ||
109 | access = (gpte & (PT_WRITABLE_MASK | PT_USER_MASK)) | ACC_EXEC_MASK; | |
640d9b0d XG |
110 | if (last && !is_dirty_gpte(gpte)) |
111 | access &= ~ACC_WRITE_MASK; | |
112 | ||
bedbe4ee | 113 | #if PTTYPE == 64 |
2d48a985 | 114 | if (vcpu->arch.mmu.nx) |
bedbe4ee AK |
115 | access &= ~(gpte >> PT64_NX_SHIFT); |
116 | #endif | |
117 | return access; | |
118 | } | |
119 | ||
3c8c652a TY |
120 | static bool FNAME(is_last_gpte)(struct guest_walker *walker, |
121 | struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, | |
122 | pt_element_t gpte) | |
123 | { | |
124 | if (walker->level == PT_PAGE_TABLE_LEVEL) | |
125 | return true; | |
126 | ||
127 | if ((walker->level == PT_DIRECTORY_LEVEL) && is_large_pte(gpte) && | |
128 | (PTTYPE == 64 || is_pse(vcpu))) | |
129 | return true; | |
130 | ||
131 | if ((walker->level == PT_PDPE_LEVEL) && is_large_pte(gpte) && | |
132 | (mmu->root_level == PT64_ROOT_LEVEL)) | |
133 | return true; | |
134 | ||
135 | return false; | |
136 | } | |
137 | ||
ac79c978 AK |
138 | /* |
139 | * Fetch a guest pte for a guest virtual address | |
140 | */ | |
1e301feb JR |
141 | static int FNAME(walk_addr_generic)(struct guest_walker *walker, |
142 | struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, | |
33770780 | 143 | gva_t addr, u32 access) |
6aa8b732 | 144 | { |
42bf3f0a | 145 | pt_element_t pte; |
b7233635 | 146 | pt_element_t __user *uninitialized_var(ptep_user); |
cea0f0e7 | 147 | gfn_t table_gfn; |
f59c1d2d | 148 | unsigned index, pt_access, uninitialized_var(pte_access); |
42bf3f0a | 149 | gpa_t pte_gpa; |
134291bf TY |
150 | bool eperm; |
151 | int offset; | |
152 | const int write_fault = access & PFERR_WRITE_MASK; | |
153 | const int user_fault = access & PFERR_USER_MASK; | |
154 | const int fetch_fault = access & PFERR_FETCH_MASK; | |
155 | u16 errcode = 0; | |
6aa8b732 | 156 | |
07420171 AK |
157 | trace_kvm_mmu_pagetable_walk(addr, write_fault, user_fault, |
158 | fetch_fault); | |
92c1c1e8 | 159 | retry_walk: |
134291bf | 160 | eperm = false; |
1e301feb JR |
161 | walker->level = mmu->root_level; |
162 | pte = mmu->get_cr3(vcpu); | |
163 | ||
1b0973bd | 164 | #if PTTYPE == 64 |
1e301feb | 165 | if (walker->level == PT32E_ROOT_LEVEL) { |
d41d1895 | 166 | pte = kvm_pdptr_read_mmu(vcpu, mmu, (addr >> 30) & 3); |
07420171 | 167 | trace_kvm_mmu_paging_element(pte, walker->level); |
134291bf | 168 | if (!is_present_gpte(pte)) |
f59c1d2d | 169 | goto error; |
1b0973bd AK |
170 | --walker->level; |
171 | } | |
172 | #endif | |
a9058ecd | 173 | ASSERT((!is_long_mode(vcpu) && is_pae(vcpu)) || |
1e301feb | 174 | (mmu->get_cr3(vcpu) & CR3_NONPAE_RESERVED_BITS) == 0); |
6aa8b732 | 175 | |
fe135d2c | 176 | pt_access = ACC_ALL; |
ac79c978 AK |
177 | |
178 | for (;;) { | |
6e2ca7d1 TY |
179 | gfn_t real_gfn; |
180 | unsigned long host_addr; | |
181 | ||
42bf3f0a | 182 | index = PT_INDEX(addr, walker->level); |
ac79c978 | 183 | |
5fb07ddb | 184 | table_gfn = gpte_to_gfn(pte); |
2329d46d JR |
185 | offset = index * sizeof(pt_element_t); |
186 | pte_gpa = gfn_to_gpa(table_gfn) + offset; | |
42bf3f0a | 187 | walker->table_gfn[walker->level - 1] = table_gfn; |
7819026e | 188 | walker->pte_gpa[walker->level - 1] = pte_gpa; |
42bf3f0a | 189 | |
6e2ca7d1 TY |
190 | real_gfn = mmu->translate_gpa(vcpu, gfn_to_gpa(table_gfn), |
191 | PFERR_USER_MASK|PFERR_WRITE_MASK); | |
134291bf TY |
192 | if (unlikely(real_gfn == UNMAPPED_GVA)) |
193 | goto error; | |
6e2ca7d1 TY |
194 | real_gfn = gpa_to_gfn(real_gfn); |
195 | ||
196 | host_addr = gfn_to_hva(vcpu->kvm, real_gfn); | |
134291bf TY |
197 | if (unlikely(kvm_is_error_hva(host_addr))) |
198 | goto error; | |
6e2ca7d1 TY |
199 | |
200 | ptep_user = (pt_element_t __user *)((void *)host_addr + offset); | |
134291bf TY |
201 | if (unlikely(__copy_from_user(&pte, ptep_user, sizeof(pte)))) |
202 | goto error; | |
a6085fba | 203 | |
07420171 | 204 | trace_kvm_mmu_paging_element(pte, walker->level); |
42bf3f0a | 205 | |
134291bf TY |
206 | if (unlikely(!is_present_gpte(pte))) |
207 | goto error; | |
7993ba43 | 208 | |
781e0743 AK |
209 | if (unlikely(is_rsvd_bits_set(&vcpu->arch.mmu, pte, |
210 | walker->level))) { | |
134291bf TY |
211 | errcode |= PFERR_RSVD_MASK | PFERR_PRESENT_MASK; |
212 | goto error; | |
f59c1d2d | 213 | } |
82725b20 | 214 | |
bebb106a XG |
215 | if (!check_write_user_access(vcpu, write_fault, user_fault, |
216 | pte)) | |
f59c1d2d | 217 | eperm = true; |
7993ba43 | 218 | |
73b1087e | 219 | #if PTTYPE == 64 |
781e0743 | 220 | if (unlikely(fetch_fault && (pte & PT64_NX_MASK))) |
f59c1d2d | 221 | eperm = true; |
73b1087e AK |
222 | #endif |
223 | ||
134291bf | 224 | if (!eperm && unlikely(!(pte & PT_ACCESSED_MASK))) { |
a78484c6 | 225 | int ret; |
07420171 AK |
226 | trace_kvm_mmu_set_accessed_bit(table_gfn, index, |
227 | sizeof(pte)); | |
c8cfbb55 TY |
228 | ret = FNAME(cmpxchg_gpte)(vcpu, mmu, ptep_user, index, |
229 | pte, pte|PT_ACCESSED_MASK); | |
134291bf TY |
230 | if (unlikely(ret < 0)) |
231 | goto error; | |
232 | else if (ret) | |
92c1c1e8 | 233 | goto retry_walk; |
a78484c6 | 234 | |
f3b8c964 | 235 | mark_page_dirty(vcpu->kvm, table_gfn); |
42bf3f0a | 236 | pte |= PT_ACCESSED_MASK; |
bf3f8e86 | 237 | } |
815af8d4 | 238 | |
7819026e MT |
239 | walker->ptes[walker->level - 1] = pte; |
240 | ||
3c8c652a | 241 | if (FNAME(is_last_gpte)(walker, vcpu, mmu, pte)) { |
e04da980 | 242 | int lvl = walker->level; |
2329d46d JR |
243 | gpa_t real_gpa; |
244 | gfn_t gfn; | |
33770780 | 245 | u32 ac; |
e04da980 | 246 | |
e57d4a35 YW |
247 | /* check if the kernel is fetching from user page */ |
248 | if (unlikely(pte_access & PT_USER_MASK) && | |
249 | kvm_read_cr4_bits(vcpu, X86_CR4_SMEP)) | |
250 | if (fetch_fault && !user_fault) | |
251 | eperm = true; | |
252 | ||
2329d46d JR |
253 | gfn = gpte_to_gfn_lvl(pte, lvl); |
254 | gfn += (addr & PT_LVL_OFFSET_MASK(lvl)) >> PAGE_SHIFT; | |
e04da980 JR |
255 | |
256 | if (PTTYPE == 32 && | |
257 | walker->level == PT_DIRECTORY_LEVEL && | |
258 | is_cpuid_PSE36()) | |
2329d46d JR |
259 | gfn += pse36_gfn_delta(pte); |
260 | ||
33770780 | 261 | ac = write_fault | fetch_fault | user_fault; |
2329d46d JR |
262 | |
263 | real_gpa = mmu->translate_gpa(vcpu, gfn_to_gpa(gfn), | |
33770780 | 264 | ac); |
2329d46d JR |
265 | if (real_gpa == UNMAPPED_GVA) |
266 | return 0; | |
267 | ||
268 | walker->gfn = real_gpa >> PAGE_SHIFT; | |
e04da980 | 269 | |
ac79c978 | 270 | break; |
815af8d4 | 271 | } |
ac79c978 | 272 | |
640d9b0d | 273 | pt_access &= FNAME(gpte_access)(vcpu, pte, false); |
ac79c978 AK |
274 | --walker->level; |
275 | } | |
42bf3f0a | 276 | |
134291bf TY |
277 | if (unlikely(eperm)) { |
278 | errcode |= PFERR_PRESENT_MASK; | |
f59c1d2d | 279 | goto error; |
134291bf | 280 | } |
f59c1d2d | 281 | |
781e0743 | 282 | if (write_fault && unlikely(!is_dirty_gpte(pte))) { |
a78484c6 | 283 | int ret; |
b3e4e63f | 284 | |
07420171 | 285 | trace_kvm_mmu_set_dirty_bit(table_gfn, index, sizeof(pte)); |
c8cfbb55 TY |
286 | ret = FNAME(cmpxchg_gpte)(vcpu, mmu, ptep_user, index, |
287 | pte, pte|PT_DIRTY_MASK); | |
134291bf | 288 | if (unlikely(ret < 0)) |
a78484c6 | 289 | goto error; |
134291bf | 290 | else if (ret) |
92c1c1e8 | 291 | goto retry_walk; |
a78484c6 | 292 | |
f3b8c964 | 293 | mark_page_dirty(vcpu->kvm, table_gfn); |
42bf3f0a | 294 | pte |= PT_DIRTY_MASK; |
7819026e | 295 | walker->ptes[walker->level - 1] = pte; |
42bf3f0a AK |
296 | } |
297 | ||
640d9b0d | 298 | pte_access = pt_access & FNAME(gpte_access)(vcpu, pte, true); |
fe135d2c AK |
299 | walker->pt_access = pt_access; |
300 | walker->pte_access = pte_access; | |
301 | pgprintk("%s: pte %llx pte_access %x pt_access %x\n", | |
518c5a05 | 302 | __func__, (u64)pte, pte_access, pt_access); |
7993ba43 AK |
303 | return 1; |
304 | ||
f59c1d2d | 305 | error: |
134291bf | 306 | errcode |= write_fault | user_fault; |
e57d4a35 YW |
307 | if (fetch_fault && (mmu->nx || |
308 | kvm_read_cr4_bits(vcpu, X86_CR4_SMEP))) | |
134291bf | 309 | errcode |= PFERR_FETCH_MASK; |
8df25a32 | 310 | |
134291bf TY |
311 | walker->fault.vector = PF_VECTOR; |
312 | walker->fault.error_code_valid = true; | |
313 | walker->fault.error_code = errcode; | |
6389ee94 AK |
314 | walker->fault.address = addr; |
315 | walker->fault.nested_page_fault = mmu != vcpu->arch.walk_mmu; | |
8df25a32 | 316 | |
8c28d031 | 317 | trace_kvm_mmu_walker_error(walker->fault.error_code); |
fe551881 | 318 | return 0; |
6aa8b732 AK |
319 | } |
320 | ||
1e301feb | 321 | static int FNAME(walk_addr)(struct guest_walker *walker, |
33770780 | 322 | struct kvm_vcpu *vcpu, gva_t addr, u32 access) |
1e301feb JR |
323 | { |
324 | return FNAME(walk_addr_generic)(walker, vcpu, &vcpu->arch.mmu, addr, | |
33770780 | 325 | access); |
1e301feb JR |
326 | } |
327 | ||
6539e738 JR |
328 | static int FNAME(walk_addr_nested)(struct guest_walker *walker, |
329 | struct kvm_vcpu *vcpu, gva_t addr, | |
33770780 | 330 | u32 access) |
6539e738 JR |
331 | { |
332 | return FNAME(walk_addr_generic)(walker, vcpu, &vcpu->arch.nested_mmu, | |
33770780 | 333 | addr, access); |
6539e738 JR |
334 | } |
335 | ||
407c61c6 XG |
336 | static bool FNAME(prefetch_invalid_gpte)(struct kvm_vcpu *vcpu, |
337 | struct kvm_mmu_page *sp, u64 *spte, | |
338 | pt_element_t gpte) | |
339 | { | |
407c61c6 XG |
340 | if (is_rsvd_bits_set(&vcpu->arch.mmu, gpte, PT_PAGE_TABLE_LEVEL)) |
341 | goto no_present; | |
342 | ||
c3707958 | 343 | if (!is_present_gpte(gpte)) |
407c61c6 | 344 | goto no_present; |
407c61c6 XG |
345 | |
346 | if (!(gpte & PT_ACCESSED_MASK)) | |
347 | goto no_present; | |
348 | ||
349 | return false; | |
350 | ||
351 | no_present: | |
c3707958 | 352 | drop_spte(vcpu->kvm, spte); |
407c61c6 XG |
353 | return true; |
354 | } | |
355 | ||
ac3cd03c | 356 | static void FNAME(update_pte)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp, |
7c562522 | 357 | u64 *spte, const void *pte) |
0028425f AK |
358 | { |
359 | pt_element_t gpte; | |
41074d07 | 360 | unsigned pte_access; |
35149e21 | 361 | pfn_t pfn; |
0028425f | 362 | |
0028425f | 363 | gpte = *(const pt_element_t *)pte; |
407c61c6 | 364 | if (FNAME(prefetch_invalid_gpte)(vcpu, sp, spte, gpte)) |
c7addb90 | 365 | return; |
407c61c6 | 366 | |
b8688d51 | 367 | pgprintk("%s: gpte %llx spte %p\n", __func__, (u64)gpte, spte); |
640d9b0d | 368 | pte_access = sp->role.access & FNAME(gpte_access)(vcpu, gpte, true); |
0f53b5b1 XG |
369 | pfn = gfn_to_pfn_atomic(vcpu->kvm, gpte_to_gfn(gpte)); |
370 | if (is_error_pfn(pfn)) { | |
371 | kvm_release_pfn_clean(pfn); | |
d7824fff | 372 | return; |
0f53b5b1 | 373 | } |
0f53b5b1 | 374 | |
1403283a | 375 | /* |
0d2eb44f | 376 | * we call mmu_set_spte() with host_writable = true because that |
1403283a IE |
377 | * vcpu->arch.update_pte.pfn was fetched from get_user_pages(write = 1). |
378 | */ | |
ac3cd03c | 379 | mmu_set_spte(vcpu, spte, sp->role.access, pte_access, 0, 0, |
640d9b0d | 380 | NULL, PT_PAGE_TABLE_LEVEL, |
1403283a | 381 | gpte_to_gfn(gpte), pfn, true, true); |
0028425f AK |
382 | } |
383 | ||
39c8c672 AK |
384 | static bool FNAME(gpte_changed)(struct kvm_vcpu *vcpu, |
385 | struct guest_walker *gw, int level) | |
386 | { | |
39c8c672 | 387 | pt_element_t curr_pte; |
189be38d XG |
388 | gpa_t base_gpa, pte_gpa = gw->pte_gpa[level - 1]; |
389 | u64 mask; | |
390 | int r, index; | |
391 | ||
392 | if (level == PT_PAGE_TABLE_LEVEL) { | |
393 | mask = PTE_PREFETCH_NUM * sizeof(pt_element_t) - 1; | |
394 | base_gpa = pte_gpa & ~mask; | |
395 | index = (pte_gpa - base_gpa) / sizeof(pt_element_t); | |
396 | ||
397 | r = kvm_read_guest_atomic(vcpu->kvm, base_gpa, | |
398 | gw->prefetch_ptes, sizeof(gw->prefetch_ptes)); | |
399 | curr_pte = gw->prefetch_ptes[index]; | |
400 | } else | |
401 | r = kvm_read_guest_atomic(vcpu->kvm, pte_gpa, | |
39c8c672 | 402 | &curr_pte, sizeof(curr_pte)); |
189be38d | 403 | |
39c8c672 AK |
404 | return r || curr_pte != gw->ptes[level - 1]; |
405 | } | |
406 | ||
189be38d XG |
407 | static void FNAME(pte_prefetch)(struct kvm_vcpu *vcpu, struct guest_walker *gw, |
408 | u64 *sptep) | |
957ed9ef XG |
409 | { |
410 | struct kvm_mmu_page *sp; | |
189be38d | 411 | pt_element_t *gptep = gw->prefetch_ptes; |
957ed9ef | 412 | u64 *spte; |
189be38d | 413 | int i; |
957ed9ef XG |
414 | |
415 | sp = page_header(__pa(sptep)); | |
416 | ||
417 | if (sp->role.level > PT_PAGE_TABLE_LEVEL) | |
418 | return; | |
419 | ||
420 | if (sp->role.direct) | |
421 | return __direct_pte_prefetch(vcpu, sp, sptep); | |
422 | ||
423 | i = (sptep - sp->spt) & ~(PTE_PREFETCH_NUM - 1); | |
957ed9ef XG |
424 | spte = sp->spt + i; |
425 | ||
426 | for (i = 0; i < PTE_PREFETCH_NUM; i++, spte++) { | |
427 | pt_element_t gpte; | |
428 | unsigned pte_access; | |
429 | gfn_t gfn; | |
430 | pfn_t pfn; | |
957ed9ef XG |
431 | |
432 | if (spte == sptep) | |
433 | continue; | |
434 | ||
c3707958 | 435 | if (is_shadow_present_pte(*spte)) |
957ed9ef XG |
436 | continue; |
437 | ||
438 | gpte = gptep[i]; | |
439 | ||
407c61c6 | 440 | if (FNAME(prefetch_invalid_gpte)(vcpu, sp, spte, gpte)) |
957ed9ef XG |
441 | continue; |
442 | ||
640d9b0d XG |
443 | pte_access = sp->role.access & FNAME(gpte_access)(vcpu, gpte, |
444 | true); | |
957ed9ef | 445 | gfn = gpte_to_gfn(gpte); |
957ed9ef | 446 | pfn = pte_prefetch_gfn_to_pfn(vcpu, gfn, |
640d9b0d | 447 | pte_access & ACC_WRITE_MASK); |
957ed9ef XG |
448 | if (is_error_pfn(pfn)) { |
449 | kvm_release_pfn_clean(pfn); | |
450 | break; | |
451 | } | |
452 | ||
453 | mmu_set_spte(vcpu, spte, sp->role.access, pte_access, 0, 0, | |
640d9b0d | 454 | NULL, PT_PAGE_TABLE_LEVEL, gfn, |
957ed9ef XG |
455 | pfn, true, true); |
456 | } | |
457 | } | |
458 | ||
6aa8b732 AK |
459 | /* |
460 | * Fetch a shadow pte for a specific level in the paging hierarchy. | |
461 | */ | |
e7a04c99 AK |
462 | static u64 *FNAME(fetch)(struct kvm_vcpu *vcpu, gva_t addr, |
463 | struct guest_walker *gw, | |
7e4e4056 | 464 | int user_fault, int write_fault, int hlevel, |
b90a0e6c | 465 | int *emulate, pfn_t pfn, bool map_writable, |
fb67e14f | 466 | bool prefault) |
6aa8b732 | 467 | { |
abb9e0b8 | 468 | unsigned access = gw->pt_access; |
5991b332 | 469 | struct kvm_mmu_page *sp = NULL; |
5991b332 | 470 | int top_level; |
84754cd8 | 471 | unsigned direct_access; |
24157aaf | 472 | struct kvm_shadow_walk_iterator it; |
abb9e0b8 | 473 | |
43a3795a | 474 | if (!is_present_gpte(gw->ptes[gw->level - 1])) |
e7a04c99 | 475 | return NULL; |
6aa8b732 | 476 | |
b36c7a7c | 477 | direct_access = gw->pte_access; |
84754cd8 | 478 | |
5991b332 AK |
479 | top_level = vcpu->arch.mmu.root_level; |
480 | if (top_level == PT32E_ROOT_LEVEL) | |
481 | top_level = PT32_ROOT_LEVEL; | |
482 | /* | |
483 | * Verify that the top-level gpte is still there. Since the page | |
484 | * is a root page, it is either write protected (and cannot be | |
485 | * changed from now on) or it is invalid (in which case, we don't | |
486 | * really care if it changes underneath us after this point). | |
487 | */ | |
488 | if (FNAME(gpte_changed)(vcpu, gw, top_level)) | |
489 | goto out_gpte_changed; | |
490 | ||
24157aaf AK |
491 | for (shadow_walk_init(&it, vcpu, addr); |
492 | shadow_walk_okay(&it) && it.level > gw->level; | |
493 | shadow_walk_next(&it)) { | |
0b3c9333 AK |
494 | gfn_t table_gfn; |
495 | ||
24157aaf | 496 | drop_large_spte(vcpu, it.sptep); |
ef0197e8 | 497 | |
5991b332 | 498 | sp = NULL; |
24157aaf AK |
499 | if (!is_shadow_present_pte(*it.sptep)) { |
500 | table_gfn = gw->table_gfn[it.level - 2]; | |
501 | sp = kvm_mmu_get_page(vcpu, table_gfn, addr, it.level-1, | |
502 | false, access, it.sptep); | |
5991b332 | 503 | } |
0b3c9333 AK |
504 | |
505 | /* | |
506 | * Verify that the gpte in the page we've just write | |
507 | * protected is still there. | |
508 | */ | |
24157aaf | 509 | if (FNAME(gpte_changed)(vcpu, gw, it.level - 1)) |
0b3c9333 | 510 | goto out_gpte_changed; |
abb9e0b8 | 511 | |
5991b332 | 512 | if (sp) |
24157aaf | 513 | link_shadow_page(it.sptep, sp); |
e7a04c99 | 514 | } |
050e6499 | 515 | |
0b3c9333 | 516 | for (; |
24157aaf AK |
517 | shadow_walk_okay(&it) && it.level > hlevel; |
518 | shadow_walk_next(&it)) { | |
0b3c9333 AK |
519 | gfn_t direct_gfn; |
520 | ||
24157aaf | 521 | validate_direct_spte(vcpu, it.sptep, direct_access); |
0b3c9333 | 522 | |
24157aaf | 523 | drop_large_spte(vcpu, it.sptep); |
0b3c9333 | 524 | |
24157aaf | 525 | if (is_shadow_present_pte(*it.sptep)) |
0b3c9333 AK |
526 | continue; |
527 | ||
24157aaf | 528 | direct_gfn = gw->gfn & ~(KVM_PAGES_PER_HPAGE(it.level) - 1); |
0b3c9333 | 529 | |
24157aaf AK |
530 | sp = kvm_mmu_get_page(vcpu, direct_gfn, addr, it.level-1, |
531 | true, direct_access, it.sptep); | |
532 | link_shadow_page(it.sptep, sp); | |
0b3c9333 AK |
533 | } |
534 | ||
b36c7a7c | 535 | mmu_set_spte(vcpu, it.sptep, access, gw->pte_access, |
b90a0e6c | 536 | user_fault, write_fault, emulate, it.level, |
fb67e14f | 537 | gw->gfn, pfn, prefault, map_writable); |
189be38d | 538 | FNAME(pte_prefetch)(vcpu, gw, it.sptep); |
0b3c9333 | 539 | |
24157aaf | 540 | return it.sptep; |
0b3c9333 AK |
541 | |
542 | out_gpte_changed: | |
5991b332 | 543 | if (sp) |
24157aaf | 544 | kvm_mmu_put_page(sp, it.sptep); |
0b3c9333 AK |
545 | kvm_release_pfn_clean(pfn); |
546 | return NULL; | |
6aa8b732 AK |
547 | } |
548 | ||
6aa8b732 AK |
549 | /* |
550 | * Page fault handler. There are several causes for a page fault: | |
551 | * - there is no shadow pte for the guest pte | |
552 | * - write access through a shadow pte marked read only so that we can set | |
553 | * the dirty bit | |
554 | * - write access to a shadow pte marked read only so we can update the page | |
555 | * dirty bitmap, when userspace requests it | |
556 | * - mmio access; in this case we will never install a present shadow pte | |
557 | * - normal guest page fault due to the guest pte marked not present, not | |
558 | * writable, or not executable | |
559 | * | |
e2dec939 AK |
560 | * Returns: 1 if we need to emulate the instruction, 0 otherwise, or |
561 | * a negative value on error. | |
6aa8b732 | 562 | */ |
56028d08 | 563 | static int FNAME(page_fault)(struct kvm_vcpu *vcpu, gva_t addr, u32 error_code, |
78b2c54a | 564 | bool prefault) |
6aa8b732 AK |
565 | { |
566 | int write_fault = error_code & PFERR_WRITE_MASK; | |
6aa8b732 AK |
567 | int user_fault = error_code & PFERR_USER_MASK; |
568 | struct guest_walker walker; | |
d555c333 | 569 | u64 *sptep; |
b90a0e6c | 570 | int emulate = 0; |
e2dec939 | 571 | int r; |
35149e21 | 572 | pfn_t pfn; |
7e4e4056 | 573 | int level = PT_PAGE_TABLE_LEVEL; |
936a5fe6 | 574 | int force_pt_level; |
e930bffe | 575 | unsigned long mmu_seq; |
612819c3 | 576 | bool map_writable; |
6aa8b732 | 577 | |
b8688d51 | 578 | pgprintk("%s: addr %lx err %x\n", __func__, addr, error_code); |
714b93da | 579 | |
e2dec939 AK |
580 | r = mmu_topup_memory_caches(vcpu); |
581 | if (r) | |
582 | return r; | |
714b93da | 583 | |
6aa8b732 | 584 | /* |
a8b876b1 | 585 | * Look up the guest pte for the faulting address. |
6aa8b732 | 586 | */ |
33770780 | 587 | r = FNAME(walk_addr)(&walker, vcpu, addr, error_code); |
6aa8b732 AK |
588 | |
589 | /* | |
590 | * The page is not mapped by the guest. Let the guest handle it. | |
591 | */ | |
7993ba43 | 592 | if (!r) { |
b8688d51 | 593 | pgprintk("%s: guest page fault\n", __func__); |
fb67e14f XG |
594 | if (!prefault) { |
595 | inject_page_fault(vcpu, &walker.fault); | |
596 | /* reset fork detector */ | |
597 | vcpu->arch.last_pt_write_count = 0; | |
598 | } | |
6aa8b732 AK |
599 | return 0; |
600 | } | |
601 | ||
936a5fe6 AA |
602 | if (walker.level >= PT_DIRECTORY_LEVEL) |
603 | force_pt_level = mapping_level_dirty_bitmap(vcpu, walker.gfn); | |
604 | else | |
605 | force_pt_level = 1; | |
606 | if (!force_pt_level) { | |
7e4e4056 JR |
607 | level = min(walker.level, mapping_level(vcpu, walker.gfn)); |
608 | walker.gfn = walker.gfn & ~(KVM_PAGES_PER_HPAGE(level) - 1); | |
05da4558 | 609 | } |
7e4e4056 | 610 | |
e930bffe | 611 | mmu_seq = vcpu->kvm->mmu_notifier_seq; |
4c2155ce | 612 | smp_rmb(); |
af585b92 | 613 | |
78b2c54a | 614 | if (try_async_pf(vcpu, prefault, walker.gfn, addr, &pfn, write_fault, |
612819c3 | 615 | &map_writable)) |
af585b92 | 616 | return 0; |
d7824fff | 617 | |
d196e343 | 618 | /* mmio */ |
640d9b0d | 619 | if (is_error_pfn(pfn)) |
bebb106a | 620 | return kvm_handle_bad_page(vcpu, mmu_is_nested(vcpu) ? 0 : |
640d9b0d | 621 | addr, walker.pte_access, walker.gfn, pfn); |
aaee2c94 | 622 | spin_lock(&vcpu->kvm->mmu_lock); |
e930bffe AA |
623 | if (mmu_notifier_retry(vcpu, mmu_seq)) |
624 | goto out_unlock; | |
bc32ce21 | 625 | |
8b1fe17c | 626 | trace_kvm_mmu_audit(vcpu, AUDIT_PRE_PAGE_FAULT); |
eb787d10 | 627 | kvm_mmu_free_some_pages(vcpu); |
936a5fe6 AA |
628 | if (!force_pt_level) |
629 | transparent_hugepage_adjust(vcpu, &walker.gfn, &pfn, &level); | |
d555c333 | 630 | sptep = FNAME(fetch)(vcpu, addr, &walker, user_fault, write_fault, |
b90a0e6c | 631 | level, &emulate, pfn, map_writable, prefault); |
a24e8099 | 632 | (void)sptep; |
b90a0e6c XG |
633 | pgprintk("%s: shadow pte %p %llx emulate %d\n", __func__, |
634 | sptep, *sptep, emulate); | |
cea0f0e7 | 635 | |
b90a0e6c | 636 | if (!emulate) |
ad312c7c | 637 | vcpu->arch.last_pt_write_count = 0; /* reset fork detector */ |
a25f7e1f | 638 | |
1165f5fe | 639 | ++vcpu->stat.pf_fixed; |
8b1fe17c | 640 | trace_kvm_mmu_audit(vcpu, AUDIT_POST_PAGE_FAULT); |
aaee2c94 | 641 | spin_unlock(&vcpu->kvm->mmu_lock); |
6aa8b732 | 642 | |
b90a0e6c | 643 | return emulate; |
e930bffe AA |
644 | |
645 | out_unlock: | |
646 | spin_unlock(&vcpu->kvm->mmu_lock); | |
647 | kvm_release_pfn_clean(pfn); | |
648 | return 0; | |
6aa8b732 AK |
649 | } |
650 | ||
a461930b | 651 | static void FNAME(invlpg)(struct kvm_vcpu *vcpu, gva_t gva) |
a7052897 | 652 | { |
a461930b | 653 | struct kvm_shadow_walk_iterator iterator; |
f78978aa | 654 | struct kvm_mmu_page *sp; |
08e850c6 | 655 | gpa_t pte_gpa = -1; |
a461930b AK |
656 | int level; |
657 | u64 *sptep; | |
4539b358 | 658 | int need_flush = 0; |
a461930b | 659 | |
bebb106a XG |
660 | vcpu_clear_mmio_info(vcpu, gva); |
661 | ||
a461930b | 662 | spin_lock(&vcpu->kvm->mmu_lock); |
a7052897 | 663 | |
a461930b AK |
664 | for_each_shadow_entry(vcpu, gva, iterator) { |
665 | level = iterator.level; | |
666 | sptep = iterator.sptep; | |
ad218f85 | 667 | |
f78978aa | 668 | sp = page_header(__pa(sptep)); |
884a0ff0 | 669 | if (is_last_spte(*sptep, level)) { |
22c9b2d1 | 670 | int offset, shift; |
08e850c6 | 671 | |
f78978aa XG |
672 | if (!sp->unsync) |
673 | break; | |
674 | ||
22c9b2d1 XG |
675 | shift = PAGE_SHIFT - |
676 | (PT_LEVEL_BITS - PT64_LEVEL_BITS) * level; | |
677 | offset = sp->role.quadrant << shift; | |
678 | ||
679 | pte_gpa = (sp->gfn << PAGE_SHIFT) + offset; | |
08e850c6 | 680 | pte_gpa += (sptep - sp->spt) * sizeof(pt_element_t); |
a461930b AK |
681 | |
682 | if (is_shadow_present_pte(*sptep)) { | |
a461930b AK |
683 | if (is_large_pte(*sptep)) |
684 | --vcpu->kvm->stat.lpages; | |
c3707958 | 685 | drop_spte(vcpu->kvm, sptep); |
4539b358 | 686 | need_flush = 1; |
c3707958 XG |
687 | } |
688 | ||
a461930b | 689 | break; |
87917239 | 690 | } |
a7052897 | 691 | |
f78978aa | 692 | if (!is_shadow_present_pte(*sptep) || !sp->unsync_children) |
a461930b AK |
693 | break; |
694 | } | |
a7052897 | 695 | |
4539b358 AA |
696 | if (need_flush) |
697 | kvm_flush_remote_tlbs(vcpu->kvm); | |
08e850c6 AK |
698 | |
699 | atomic_inc(&vcpu->kvm->arch.invlpg_counter); | |
700 | ||
ad218f85 | 701 | spin_unlock(&vcpu->kvm->mmu_lock); |
08e850c6 AK |
702 | |
703 | if (pte_gpa == -1) | |
704 | return; | |
705 | ||
706 | if (mmu_topup_memory_caches(vcpu)) | |
707 | return; | |
708 | kvm_mmu_pte_write(vcpu, pte_gpa, NULL, sizeof(pt_element_t), 0); | |
a7052897 MT |
709 | } |
710 | ||
1871c602 | 711 | static gpa_t FNAME(gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t vaddr, u32 access, |
ab9ae313 | 712 | struct x86_exception *exception) |
6aa8b732 AK |
713 | { |
714 | struct guest_walker walker; | |
e119d117 AK |
715 | gpa_t gpa = UNMAPPED_GVA; |
716 | int r; | |
6aa8b732 | 717 | |
33770780 | 718 | r = FNAME(walk_addr)(&walker, vcpu, vaddr, access); |
6aa8b732 | 719 | |
e119d117 | 720 | if (r) { |
1755fbcc | 721 | gpa = gfn_to_gpa(walker.gfn); |
e119d117 | 722 | gpa |= vaddr & ~PAGE_MASK; |
8c28d031 AK |
723 | } else if (exception) |
724 | *exception = walker.fault; | |
6aa8b732 AK |
725 | |
726 | return gpa; | |
727 | } | |
728 | ||
6539e738 | 729 | static gpa_t FNAME(gva_to_gpa_nested)(struct kvm_vcpu *vcpu, gva_t vaddr, |
ab9ae313 AK |
730 | u32 access, |
731 | struct x86_exception *exception) | |
6539e738 JR |
732 | { |
733 | struct guest_walker walker; | |
734 | gpa_t gpa = UNMAPPED_GVA; | |
735 | int r; | |
736 | ||
33770780 | 737 | r = FNAME(walk_addr_nested)(&walker, vcpu, vaddr, access); |
6539e738 JR |
738 | |
739 | if (r) { | |
740 | gpa = gfn_to_gpa(walker.gfn); | |
741 | gpa |= vaddr & ~PAGE_MASK; | |
8c28d031 AK |
742 | } else if (exception) |
743 | *exception = walker.fault; | |
6539e738 JR |
744 | |
745 | return gpa; | |
746 | } | |
747 | ||
e8bc217a MT |
748 | /* |
749 | * Using the cached information from sp->gfns is safe because: | |
750 | * - The spte has a reference to the struct page, so the pfn for a given gfn | |
751 | * can't change unless all sptes pointing to it are nuked first. | |
a4ee1ca4 XG |
752 | * |
753 | * Note: | |
754 | * We should flush all tlbs if spte is dropped even though guest is | |
755 | * responsible for it. Since if we don't, kvm_mmu_notifier_invalidate_page | |
756 | * and kvm_mmu_notifier_invalidate_range_start detect the mapping page isn't | |
757 | * used by guest then tlbs are not flushed, so guest is allowed to access the | |
758 | * freed pages. | |
759 | * And we increase kvm->tlbs_dirty to delay tlbs flush in this case. | |
e8bc217a | 760 | */ |
a4a8e6f7 | 761 | static int FNAME(sync_page)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp) |
e8bc217a MT |
762 | { |
763 | int i, offset, nr_present; | |
9bdbba13 | 764 | bool host_writable; |
51fb60d8 | 765 | gpa_t first_pte_gpa; |
e8bc217a MT |
766 | |
767 | offset = nr_present = 0; | |
768 | ||
2032a93d LJ |
769 | /* direct kvm_mmu_page can not be unsync. */ |
770 | BUG_ON(sp->role.direct); | |
771 | ||
e8bc217a MT |
772 | if (PTTYPE == 32) |
773 | offset = sp->role.quadrant << PT64_LEVEL_BITS; | |
774 | ||
51fb60d8 GJ |
775 | first_pte_gpa = gfn_to_gpa(sp->gfn) + offset * sizeof(pt_element_t); |
776 | ||
e8bc217a MT |
777 | for (i = 0; i < PT64_ENT_PER_PAGE; i++) { |
778 | unsigned pte_access; | |
779 | pt_element_t gpte; | |
780 | gpa_t pte_gpa; | |
f55c3f41 | 781 | gfn_t gfn; |
e8bc217a MT |
782 | |
783 | if (!is_shadow_present_pte(sp->spt[i])) | |
784 | continue; | |
785 | ||
51fb60d8 | 786 | pte_gpa = first_pte_gpa + i * sizeof(pt_element_t); |
e8bc217a MT |
787 | |
788 | if (kvm_read_guest_atomic(vcpu->kvm, pte_gpa, &gpte, | |
789 | sizeof(pt_element_t))) | |
790 | return -EINVAL; | |
791 | ||
f55c3f41 | 792 | gfn = gpte_to_gfn(gpte); |
407c61c6 XG |
793 | |
794 | if (FNAME(prefetch_invalid_gpte)(vcpu, sp, &sp->spt[i], gpte)) { | |
a4ee1ca4 | 795 | vcpu->kvm->tlbs_dirty++; |
407c61c6 XG |
796 | continue; |
797 | } | |
798 | ||
799 | if (gfn != sp->gfns[i]) { | |
c3707958 | 800 | drop_spte(vcpu->kvm, &sp->spt[i]); |
a4ee1ca4 | 801 | vcpu->kvm->tlbs_dirty++; |
e8bc217a MT |
802 | continue; |
803 | } | |
804 | ||
805 | nr_present++; | |
640d9b0d XG |
806 | pte_access = sp->role.access & FNAME(gpte_access)(vcpu, gpte, |
807 | true); | |
f8e453b0 XG |
808 | host_writable = sp->spt[i] & SPTE_HOST_WRITEABLE; |
809 | ||
e8bc217a | 810 | set_spte(vcpu, &sp->spt[i], pte_access, 0, 0, |
640d9b0d | 811 | PT_PAGE_TABLE_LEVEL, gfn, |
1403283a | 812 | spte_to_pfn(sp->spt[i]), true, false, |
9bdbba13 | 813 | host_writable); |
e8bc217a MT |
814 | } |
815 | ||
816 | return !nr_present; | |
817 | } | |
818 | ||
6aa8b732 AK |
819 | #undef pt_element_t |
820 | #undef guest_walker | |
821 | #undef FNAME | |
822 | #undef PT_BASE_ADDR_MASK | |
823 | #undef PT_INDEX | |
e04da980 JR |
824 | #undef PT_LVL_ADDR_MASK |
825 | #undef PT_LVL_OFFSET_MASK | |
c7addb90 | 826 | #undef PT_LEVEL_BITS |
cea0f0e7 | 827 | #undef PT_MAX_FULL_LEVELS |
5fb07ddb | 828 | #undef gpte_to_gfn |
e04da980 | 829 | #undef gpte_to_gfn_lvl |
b3e4e63f | 830 | #undef CMPXCHG |