]>
Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * AMD SVM support | |
5 | * | |
6 | * Copyright (C) 2006 Qumranet, Inc. | |
7 | * | |
8 | * Authors: | |
9 | * Yaniv Kamay <yaniv@qumranet.com> | |
10 | * Avi Kivity <avi@qumranet.com> | |
11 | * | |
12 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
13 | * the COPYING file in the top-level directory. | |
14 | * | |
15 | */ | |
edf88417 AK |
16 | #include <linux/kvm_host.h> |
17 | ||
e495606d | 18 | #include "kvm_svm.h" |
85f455f7 | 19 | #include "irq.h" |
1d737c8a | 20 | #include "mmu.h" |
e495606d | 21 | |
6aa8b732 | 22 | #include <linux/module.h> |
9d8f549d | 23 | #include <linux/kernel.h> |
6aa8b732 AK |
24 | #include <linux/vmalloc.h> |
25 | #include <linux/highmem.h> | |
e8edc6e0 | 26 | #include <linux/sched.h> |
6aa8b732 | 27 | |
e495606d | 28 | #include <asm/desc.h> |
6aa8b732 AK |
29 | |
30 | MODULE_AUTHOR("Qumranet"); | |
31 | MODULE_LICENSE("GPL"); | |
32 | ||
33 | #define IOPM_ALLOC_ORDER 2 | |
34 | #define MSRPM_ALLOC_ORDER 1 | |
35 | ||
36 | #define DB_VECTOR 1 | |
37 | #define UD_VECTOR 6 | |
38 | #define GP_VECTOR 13 | |
39 | ||
40 | #define DR7_GD_MASK (1 << 13) | |
41 | #define DR6_BD_MASK (1 << 13) | |
6aa8b732 AK |
42 | |
43 | #define SEG_TYPE_LDT 2 | |
44 | #define SEG_TYPE_BUSY_TSS16 3 | |
45 | ||
80b7706e JR |
46 | #define SVM_FEATURE_NPT (1 << 0) |
47 | #define SVM_FEATURE_LBRV (1 << 1) | |
48 | #define SVM_DEATURE_SVML (1 << 2) | |
49 | ||
24e09cbf JR |
50 | #define DEBUGCTL_RESERVED_BITS (~(0x3fULL)) |
51 | ||
709ddebf JR |
52 | /* enable NPT for AMD64 and X86 with PAE */ |
53 | #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE) | |
54 | static bool npt_enabled = true; | |
55 | #else | |
e3da3acd | 56 | static bool npt_enabled = false; |
709ddebf | 57 | #endif |
6c7dac72 JR |
58 | static int npt = 1; |
59 | ||
60 | module_param(npt, int, S_IRUGO); | |
e3da3acd | 61 | |
04d2cc77 AK |
62 | static void kvm_reput_irq(struct vcpu_svm *svm); |
63 | ||
a2fa3e9f GH |
64 | static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu) |
65 | { | |
fb3f0f51 | 66 | return container_of(vcpu, struct vcpu_svm, vcpu); |
a2fa3e9f GH |
67 | } |
68 | ||
4866d5e3 | 69 | static unsigned long iopm_base; |
6aa8b732 AK |
70 | |
71 | struct kvm_ldttss_desc { | |
72 | u16 limit0; | |
73 | u16 base0; | |
74 | unsigned base1 : 8, type : 5, dpl : 2, p : 1; | |
75 | unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8; | |
76 | u32 base3; | |
77 | u32 zero1; | |
78 | } __attribute__((packed)); | |
79 | ||
80 | struct svm_cpu_data { | |
81 | int cpu; | |
82 | ||
5008fdf5 AK |
83 | u64 asid_generation; |
84 | u32 max_asid; | |
85 | u32 next_asid; | |
6aa8b732 AK |
86 | struct kvm_ldttss_desc *tss_desc; |
87 | ||
88 | struct page *save_area; | |
89 | }; | |
90 | ||
91 | static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data); | |
80b7706e | 92 | static uint32_t svm_features; |
6aa8b732 AK |
93 | |
94 | struct svm_init_data { | |
95 | int cpu; | |
96 | int r; | |
97 | }; | |
98 | ||
99 | static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000}; | |
100 | ||
9d8f549d | 101 | #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges) |
6aa8b732 AK |
102 | #define MSRS_RANGE_SIZE 2048 |
103 | #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2) | |
104 | ||
105 | #define MAX_INST_SIZE 15 | |
106 | ||
80b7706e JR |
107 | static inline u32 svm_has(u32 feat) |
108 | { | |
109 | return svm_features & feat; | |
110 | } | |
111 | ||
6aa8b732 AK |
112 | static inline u8 pop_irq(struct kvm_vcpu *vcpu) |
113 | { | |
ad312c7c ZX |
114 | int word_index = __ffs(vcpu->arch.irq_summary); |
115 | int bit_index = __ffs(vcpu->arch.irq_pending[word_index]); | |
6aa8b732 AK |
116 | int irq = word_index * BITS_PER_LONG + bit_index; |
117 | ||
ad312c7c ZX |
118 | clear_bit(bit_index, &vcpu->arch.irq_pending[word_index]); |
119 | if (!vcpu->arch.irq_pending[word_index]) | |
120 | clear_bit(word_index, &vcpu->arch.irq_summary); | |
6aa8b732 AK |
121 | return irq; |
122 | } | |
123 | ||
124 | static inline void push_irq(struct kvm_vcpu *vcpu, u8 irq) | |
125 | { | |
ad312c7c ZX |
126 | set_bit(irq, vcpu->arch.irq_pending); |
127 | set_bit(irq / BITS_PER_LONG, &vcpu->arch.irq_summary); | |
6aa8b732 AK |
128 | } |
129 | ||
130 | static inline void clgi(void) | |
131 | { | |
132 | asm volatile (SVM_CLGI); | |
133 | } | |
134 | ||
135 | static inline void stgi(void) | |
136 | { | |
137 | asm volatile (SVM_STGI); | |
138 | } | |
139 | ||
140 | static inline void invlpga(unsigned long addr, u32 asid) | |
141 | { | |
142 | asm volatile (SVM_INVLPGA :: "a"(addr), "c"(asid)); | |
143 | } | |
144 | ||
145 | static inline unsigned long kvm_read_cr2(void) | |
146 | { | |
147 | unsigned long cr2; | |
148 | ||
149 | asm volatile ("mov %%cr2, %0" : "=r" (cr2)); | |
150 | return cr2; | |
151 | } | |
152 | ||
153 | static inline void kvm_write_cr2(unsigned long val) | |
154 | { | |
155 | asm volatile ("mov %0, %%cr2" :: "r" (val)); | |
156 | } | |
157 | ||
158 | static inline unsigned long read_dr6(void) | |
159 | { | |
160 | unsigned long dr6; | |
161 | ||
162 | asm volatile ("mov %%dr6, %0" : "=r" (dr6)); | |
163 | return dr6; | |
164 | } | |
165 | ||
166 | static inline void write_dr6(unsigned long val) | |
167 | { | |
168 | asm volatile ("mov %0, %%dr6" :: "r" (val)); | |
169 | } | |
170 | ||
171 | static inline unsigned long read_dr7(void) | |
172 | { | |
173 | unsigned long dr7; | |
174 | ||
175 | asm volatile ("mov %%dr7, %0" : "=r" (dr7)); | |
176 | return dr7; | |
177 | } | |
178 | ||
179 | static inline void write_dr7(unsigned long val) | |
180 | { | |
181 | asm volatile ("mov %0, %%dr7" :: "r" (val)); | |
182 | } | |
183 | ||
6aa8b732 AK |
184 | static inline void force_new_asid(struct kvm_vcpu *vcpu) |
185 | { | |
a2fa3e9f | 186 | to_svm(vcpu)->asid_generation--; |
6aa8b732 AK |
187 | } |
188 | ||
189 | static inline void flush_guest_tlb(struct kvm_vcpu *vcpu) | |
190 | { | |
191 | force_new_asid(vcpu); | |
192 | } | |
193 | ||
194 | static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer) | |
195 | { | |
709ddebf | 196 | if (!npt_enabled && !(efer & EFER_LMA)) |
2b5203ee | 197 | efer &= ~EFER_LME; |
6aa8b732 | 198 | |
a2fa3e9f | 199 | to_svm(vcpu)->vmcb->save.efer = efer | MSR_EFER_SVME_MASK; |
ad312c7c | 200 | vcpu->arch.shadow_efer = efer; |
6aa8b732 AK |
201 | } |
202 | ||
298101da AK |
203 | static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr, |
204 | bool has_error_code, u32 error_code) | |
205 | { | |
206 | struct vcpu_svm *svm = to_svm(vcpu); | |
207 | ||
208 | svm->vmcb->control.event_inj = nr | |
209 | | SVM_EVTINJ_VALID | |
210 | | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0) | |
211 | | SVM_EVTINJ_TYPE_EXEPT; | |
212 | svm->vmcb->control.event_inj_err = error_code; | |
213 | } | |
214 | ||
215 | static bool svm_exception_injected(struct kvm_vcpu *vcpu) | |
216 | { | |
217 | struct vcpu_svm *svm = to_svm(vcpu); | |
218 | ||
219 | return !(svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID); | |
220 | } | |
221 | ||
6aa8b732 AK |
222 | static int is_external_interrupt(u32 info) |
223 | { | |
224 | info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID; | |
225 | return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR); | |
226 | } | |
227 | ||
228 | static void skip_emulated_instruction(struct kvm_vcpu *vcpu) | |
229 | { | |
a2fa3e9f GH |
230 | struct vcpu_svm *svm = to_svm(vcpu); |
231 | ||
232 | if (!svm->next_rip) { | |
b8688d51 | 233 | printk(KERN_DEBUG "%s: NOP\n", __func__); |
6aa8b732 AK |
234 | return; |
235 | } | |
d77c26fc | 236 | if (svm->next_rip - svm->vmcb->save.rip > MAX_INST_SIZE) |
6aa8b732 | 237 | printk(KERN_ERR "%s: ip 0x%llx next 0x%llx\n", |
b8688d51 | 238 | __func__, |
a2fa3e9f GH |
239 | svm->vmcb->save.rip, |
240 | svm->next_rip); | |
6aa8b732 | 241 | |
ad312c7c | 242 | vcpu->arch.rip = svm->vmcb->save.rip = svm->next_rip; |
a2fa3e9f | 243 | svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK; |
c1150d8c | 244 | |
ad312c7c | 245 | vcpu->arch.interrupt_window_open = 1; |
6aa8b732 AK |
246 | } |
247 | ||
248 | static int has_svm(void) | |
249 | { | |
250 | uint32_t eax, ebx, ecx, edx; | |
251 | ||
1e885461 | 252 | if (boot_cpu_data.x86_vendor != X86_VENDOR_AMD) { |
6aa8b732 AK |
253 | printk(KERN_INFO "has_svm: not amd\n"); |
254 | return 0; | |
255 | } | |
256 | ||
257 | cpuid(0x80000000, &eax, &ebx, &ecx, &edx); | |
258 | if (eax < SVM_CPUID_FUNC) { | |
259 | printk(KERN_INFO "has_svm: can't execute cpuid_8000000a\n"); | |
260 | return 0; | |
261 | } | |
262 | ||
263 | cpuid(0x80000001, &eax, &ebx, &ecx, &edx); | |
264 | if (!(ecx & (1 << SVM_CPUID_FEATURE_SHIFT))) { | |
265 | printk(KERN_DEBUG "has_svm: svm not available\n"); | |
266 | return 0; | |
267 | } | |
268 | return 1; | |
269 | } | |
270 | ||
271 | static void svm_hardware_disable(void *garbage) | |
272 | { | |
273 | struct svm_cpu_data *svm_data | |
274 | = per_cpu(svm_data, raw_smp_processor_id()); | |
275 | ||
276 | if (svm_data) { | |
277 | uint64_t efer; | |
278 | ||
279 | wrmsrl(MSR_VM_HSAVE_PA, 0); | |
280 | rdmsrl(MSR_EFER, efer); | |
281 | wrmsrl(MSR_EFER, efer & ~MSR_EFER_SVME_MASK); | |
8b6d44c7 | 282 | per_cpu(svm_data, raw_smp_processor_id()) = NULL; |
6aa8b732 AK |
283 | __free_page(svm_data->save_area); |
284 | kfree(svm_data); | |
285 | } | |
286 | } | |
287 | ||
288 | static void svm_hardware_enable(void *garbage) | |
289 | { | |
290 | ||
291 | struct svm_cpu_data *svm_data; | |
292 | uint64_t efer; | |
6aa8b732 | 293 | struct desc_ptr gdt_descr; |
6aa8b732 AK |
294 | struct desc_struct *gdt; |
295 | int me = raw_smp_processor_id(); | |
296 | ||
297 | if (!has_svm()) { | |
298 | printk(KERN_ERR "svm_cpu_init: err EOPNOTSUPP on %d\n", me); | |
299 | return; | |
300 | } | |
301 | svm_data = per_cpu(svm_data, me); | |
302 | ||
303 | if (!svm_data) { | |
304 | printk(KERN_ERR "svm_cpu_init: svm_data is NULL on %d\n", | |
305 | me); | |
306 | return; | |
307 | } | |
308 | ||
309 | svm_data->asid_generation = 1; | |
310 | svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1; | |
311 | svm_data->next_asid = svm_data->max_asid + 1; | |
312 | ||
d77c26fc | 313 | asm volatile ("sgdt %0" : "=m"(gdt_descr)); |
6aa8b732 AK |
314 | gdt = (struct desc_struct *)gdt_descr.address; |
315 | svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS); | |
316 | ||
317 | rdmsrl(MSR_EFER, efer); | |
318 | wrmsrl(MSR_EFER, efer | MSR_EFER_SVME_MASK); | |
319 | ||
320 | wrmsrl(MSR_VM_HSAVE_PA, | |
321 | page_to_pfn(svm_data->save_area) << PAGE_SHIFT); | |
322 | } | |
323 | ||
324 | static int svm_cpu_init(int cpu) | |
325 | { | |
326 | struct svm_cpu_data *svm_data; | |
327 | int r; | |
328 | ||
329 | svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL); | |
330 | if (!svm_data) | |
331 | return -ENOMEM; | |
332 | svm_data->cpu = cpu; | |
333 | svm_data->save_area = alloc_page(GFP_KERNEL); | |
334 | r = -ENOMEM; | |
335 | if (!svm_data->save_area) | |
336 | goto err_1; | |
337 | ||
338 | per_cpu(svm_data, cpu) = svm_data; | |
339 | ||
340 | return 0; | |
341 | ||
342 | err_1: | |
343 | kfree(svm_data); | |
344 | return r; | |
345 | ||
346 | } | |
347 | ||
bfc733a7 RR |
348 | static void set_msr_interception(u32 *msrpm, unsigned msr, |
349 | int read, int write) | |
6aa8b732 AK |
350 | { |
351 | int i; | |
352 | ||
353 | for (i = 0; i < NUM_MSR_MAPS; i++) { | |
354 | if (msr >= msrpm_ranges[i] && | |
355 | msr < msrpm_ranges[i] + MSRS_IN_RANGE) { | |
356 | u32 msr_offset = (i * MSRS_IN_RANGE + msr - | |
357 | msrpm_ranges[i]) * 2; | |
358 | ||
359 | u32 *base = msrpm + (msr_offset / 32); | |
360 | u32 msr_shift = msr_offset % 32; | |
361 | u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1); | |
362 | *base = (*base & ~(0x3 << msr_shift)) | | |
363 | (mask << msr_shift); | |
bfc733a7 | 364 | return; |
6aa8b732 AK |
365 | } |
366 | } | |
bfc733a7 | 367 | BUG(); |
6aa8b732 AK |
368 | } |
369 | ||
f65c229c JR |
370 | static void svm_vcpu_init_msrpm(u32 *msrpm) |
371 | { | |
372 | memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER)); | |
373 | ||
374 | #ifdef CONFIG_X86_64 | |
375 | set_msr_interception(msrpm, MSR_GS_BASE, 1, 1); | |
376 | set_msr_interception(msrpm, MSR_FS_BASE, 1, 1); | |
377 | set_msr_interception(msrpm, MSR_KERNEL_GS_BASE, 1, 1); | |
378 | set_msr_interception(msrpm, MSR_LSTAR, 1, 1); | |
379 | set_msr_interception(msrpm, MSR_CSTAR, 1, 1); | |
380 | set_msr_interception(msrpm, MSR_SYSCALL_MASK, 1, 1); | |
381 | #endif | |
382 | set_msr_interception(msrpm, MSR_K6_STAR, 1, 1); | |
383 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_CS, 1, 1); | |
384 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_ESP, 1, 1); | |
385 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_EIP, 1, 1); | |
386 | } | |
387 | ||
24e09cbf JR |
388 | static void svm_enable_lbrv(struct vcpu_svm *svm) |
389 | { | |
390 | u32 *msrpm = svm->msrpm; | |
391 | ||
392 | svm->vmcb->control.lbr_ctl = 1; | |
393 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1); | |
394 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1); | |
395 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1); | |
396 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1); | |
397 | } | |
398 | ||
399 | static void svm_disable_lbrv(struct vcpu_svm *svm) | |
400 | { | |
401 | u32 *msrpm = svm->msrpm; | |
402 | ||
403 | svm->vmcb->control.lbr_ctl = 0; | |
404 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0); | |
405 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0); | |
406 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0); | |
407 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0); | |
408 | } | |
409 | ||
6aa8b732 AK |
410 | static __init int svm_hardware_setup(void) |
411 | { | |
412 | int cpu; | |
413 | struct page *iopm_pages; | |
f65c229c | 414 | void *iopm_va; |
6aa8b732 AK |
415 | int r; |
416 | ||
6aa8b732 AK |
417 | iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER); |
418 | ||
419 | if (!iopm_pages) | |
420 | return -ENOMEM; | |
c8681339 AL |
421 | |
422 | iopm_va = page_address(iopm_pages); | |
423 | memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER)); | |
424 | clear_bit(0x80, iopm_va); /* allow direct access to PC debug port */ | |
6aa8b732 AK |
425 | iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT; |
426 | ||
50a37eb4 JR |
427 | if (boot_cpu_has(X86_FEATURE_NX)) |
428 | kvm_enable_efer_bits(EFER_NX); | |
429 | ||
6aa8b732 AK |
430 | for_each_online_cpu(cpu) { |
431 | r = svm_cpu_init(cpu); | |
432 | if (r) | |
f65c229c | 433 | goto err; |
6aa8b732 | 434 | } |
33bd6a0b JR |
435 | |
436 | svm_features = cpuid_edx(SVM_CPUID_FUNC); | |
437 | ||
e3da3acd JR |
438 | if (!svm_has(SVM_FEATURE_NPT)) |
439 | npt_enabled = false; | |
440 | ||
6c7dac72 JR |
441 | if (npt_enabled && !npt) { |
442 | printk(KERN_INFO "kvm: Nested Paging disabled\n"); | |
443 | npt_enabled = false; | |
444 | } | |
445 | ||
18552672 | 446 | if (npt_enabled) { |
e3da3acd | 447 | printk(KERN_INFO "kvm: Nested Paging enabled\n"); |
18552672 JR |
448 | kvm_enable_tdp(); |
449 | } | |
e3da3acd | 450 | |
6aa8b732 AK |
451 | return 0; |
452 | ||
f65c229c | 453 | err: |
6aa8b732 AK |
454 | __free_pages(iopm_pages, IOPM_ALLOC_ORDER); |
455 | iopm_base = 0; | |
456 | return r; | |
457 | } | |
458 | ||
459 | static __exit void svm_hardware_unsetup(void) | |
460 | { | |
6aa8b732 | 461 | __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER); |
f65c229c | 462 | iopm_base = 0; |
6aa8b732 AK |
463 | } |
464 | ||
465 | static void init_seg(struct vmcb_seg *seg) | |
466 | { | |
467 | seg->selector = 0; | |
468 | seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK | | |
469 | SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */ | |
470 | seg->limit = 0xffff; | |
471 | seg->base = 0; | |
472 | } | |
473 | ||
474 | static void init_sys_seg(struct vmcb_seg *seg, uint32_t type) | |
475 | { | |
476 | seg->selector = 0; | |
477 | seg->attrib = SVM_SELECTOR_P_MASK | type; | |
478 | seg->limit = 0xffff; | |
479 | seg->base = 0; | |
480 | } | |
481 | ||
e6101a96 | 482 | static void init_vmcb(struct vcpu_svm *svm) |
6aa8b732 | 483 | { |
e6101a96 JR |
484 | struct vmcb_control_area *control = &svm->vmcb->control; |
485 | struct vmcb_save_area *save = &svm->vmcb->save; | |
6aa8b732 AK |
486 | |
487 | control->intercept_cr_read = INTERCEPT_CR0_MASK | | |
488 | INTERCEPT_CR3_MASK | | |
80a8119c AK |
489 | INTERCEPT_CR4_MASK | |
490 | INTERCEPT_CR8_MASK; | |
6aa8b732 AK |
491 | |
492 | control->intercept_cr_write = INTERCEPT_CR0_MASK | | |
493 | INTERCEPT_CR3_MASK | | |
80a8119c AK |
494 | INTERCEPT_CR4_MASK | |
495 | INTERCEPT_CR8_MASK; | |
6aa8b732 AK |
496 | |
497 | control->intercept_dr_read = INTERCEPT_DR0_MASK | | |
498 | INTERCEPT_DR1_MASK | | |
499 | INTERCEPT_DR2_MASK | | |
500 | INTERCEPT_DR3_MASK; | |
501 | ||
502 | control->intercept_dr_write = INTERCEPT_DR0_MASK | | |
503 | INTERCEPT_DR1_MASK | | |
504 | INTERCEPT_DR2_MASK | | |
505 | INTERCEPT_DR3_MASK | | |
506 | INTERCEPT_DR5_MASK | | |
507 | INTERCEPT_DR7_MASK; | |
508 | ||
7aa81cc0 AL |
509 | control->intercept_exceptions = (1 << PF_VECTOR) | |
510 | (1 << UD_VECTOR); | |
6aa8b732 AK |
511 | |
512 | ||
513 | control->intercept = (1ULL << INTERCEPT_INTR) | | |
514 | (1ULL << INTERCEPT_NMI) | | |
0152527b | 515 | (1ULL << INTERCEPT_SMI) | |
6aa8b732 AK |
516 | /* |
517 | * selective cr0 intercept bug? | |
518 | * 0: 0f 22 d8 mov %eax,%cr3 | |
519 | * 3: 0f 20 c0 mov %cr0,%eax | |
520 | * 6: 0d 00 00 00 80 or $0x80000000,%eax | |
521 | * b: 0f 22 c0 mov %eax,%cr0 | |
522 | * set cr3 ->interception | |
523 | * get cr0 ->interception | |
524 | * set cr0 -> no interception | |
525 | */ | |
526 | /* (1ULL << INTERCEPT_SELECTIVE_CR0) | */ | |
527 | (1ULL << INTERCEPT_CPUID) | | |
cf5a94d1 | 528 | (1ULL << INTERCEPT_INVD) | |
6aa8b732 | 529 | (1ULL << INTERCEPT_HLT) | |
6aa8b732 AK |
530 | (1ULL << INTERCEPT_INVLPGA) | |
531 | (1ULL << INTERCEPT_IOIO_PROT) | | |
532 | (1ULL << INTERCEPT_MSR_PROT) | | |
533 | (1ULL << INTERCEPT_TASK_SWITCH) | | |
46fe4ddd | 534 | (1ULL << INTERCEPT_SHUTDOWN) | |
6aa8b732 AK |
535 | (1ULL << INTERCEPT_VMRUN) | |
536 | (1ULL << INTERCEPT_VMMCALL) | | |
537 | (1ULL << INTERCEPT_VMLOAD) | | |
538 | (1ULL << INTERCEPT_VMSAVE) | | |
539 | (1ULL << INTERCEPT_STGI) | | |
540 | (1ULL << INTERCEPT_CLGI) | | |
916ce236 | 541 | (1ULL << INTERCEPT_SKINIT) | |
cf5a94d1 | 542 | (1ULL << INTERCEPT_WBINVD) | |
916ce236 JR |
543 | (1ULL << INTERCEPT_MONITOR) | |
544 | (1ULL << INTERCEPT_MWAIT); | |
6aa8b732 AK |
545 | |
546 | control->iopm_base_pa = iopm_base; | |
f65c229c | 547 | control->msrpm_base_pa = __pa(svm->msrpm); |
0cc5064d | 548 | control->tsc_offset = 0; |
6aa8b732 AK |
549 | control->int_ctl = V_INTR_MASKING_MASK; |
550 | ||
551 | init_seg(&save->es); | |
552 | init_seg(&save->ss); | |
553 | init_seg(&save->ds); | |
554 | init_seg(&save->fs); | |
555 | init_seg(&save->gs); | |
556 | ||
557 | save->cs.selector = 0xf000; | |
558 | /* Executable/Readable Code Segment */ | |
559 | save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK | | |
560 | SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK; | |
561 | save->cs.limit = 0xffff; | |
d92899a0 AK |
562 | /* |
563 | * cs.base should really be 0xffff0000, but vmx can't handle that, so | |
564 | * be consistent with it. | |
565 | * | |
566 | * Replace when we have real mode working for vmx. | |
567 | */ | |
568 | save->cs.base = 0xf0000; | |
6aa8b732 AK |
569 | |
570 | save->gdtr.limit = 0xffff; | |
571 | save->idtr.limit = 0xffff; | |
572 | ||
573 | init_sys_seg(&save->ldtr, SEG_TYPE_LDT); | |
574 | init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16); | |
575 | ||
576 | save->efer = MSR_EFER_SVME_MASK; | |
d77c26fc | 577 | save->dr6 = 0xffff0ff0; |
6aa8b732 AK |
578 | save->dr7 = 0x400; |
579 | save->rflags = 2; | |
580 | save->rip = 0x0000fff0; | |
581 | ||
582 | /* | |
583 | * cr0 val on cpu init should be 0x60000010, we enable cpu | |
584 | * cache by default. the orderly way is to enable cache in bios. | |
585 | */ | |
707d92fa | 586 | save->cr0 = 0x00000010 | X86_CR0_PG | X86_CR0_WP; |
66aee91a | 587 | save->cr4 = X86_CR4_PAE; |
6aa8b732 | 588 | /* rdx = ?? */ |
709ddebf JR |
589 | |
590 | if (npt_enabled) { | |
591 | /* Setup VMCB for Nested Paging */ | |
592 | control->nested_ctl = 1; | |
593 | control->intercept_exceptions &= ~(1 << PF_VECTOR); | |
594 | control->intercept_cr_read &= ~(INTERCEPT_CR0_MASK| | |
595 | INTERCEPT_CR3_MASK); | |
596 | control->intercept_cr_write &= ~(INTERCEPT_CR0_MASK| | |
597 | INTERCEPT_CR3_MASK); | |
598 | save->g_pat = 0x0007040600070406ULL; | |
599 | /* enable caching because the QEMU Bios doesn't enable it */ | |
600 | save->cr0 = X86_CR0_ET; | |
601 | save->cr3 = 0; | |
602 | save->cr4 = 0; | |
603 | } | |
604 | ||
6aa8b732 AK |
605 | } |
606 | ||
e00c8cf2 | 607 | static int svm_vcpu_reset(struct kvm_vcpu *vcpu) |
04d2cc77 AK |
608 | { |
609 | struct vcpu_svm *svm = to_svm(vcpu); | |
610 | ||
e6101a96 | 611 | init_vmcb(svm); |
70433389 AK |
612 | |
613 | if (vcpu->vcpu_id != 0) { | |
614 | svm->vmcb->save.rip = 0; | |
ad312c7c ZX |
615 | svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12; |
616 | svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8; | |
70433389 | 617 | } |
e00c8cf2 AK |
618 | |
619 | return 0; | |
04d2cc77 AK |
620 | } |
621 | ||
fb3f0f51 | 622 | static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id) |
6aa8b732 | 623 | { |
a2fa3e9f | 624 | struct vcpu_svm *svm; |
6aa8b732 | 625 | struct page *page; |
f65c229c | 626 | struct page *msrpm_pages; |
fb3f0f51 | 627 | int err; |
6aa8b732 | 628 | |
c16f862d | 629 | svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL); |
fb3f0f51 RR |
630 | if (!svm) { |
631 | err = -ENOMEM; | |
632 | goto out; | |
633 | } | |
634 | ||
635 | err = kvm_vcpu_init(&svm->vcpu, kvm, id); | |
636 | if (err) | |
637 | goto free_svm; | |
638 | ||
6aa8b732 | 639 | page = alloc_page(GFP_KERNEL); |
fb3f0f51 RR |
640 | if (!page) { |
641 | err = -ENOMEM; | |
642 | goto uninit; | |
643 | } | |
6aa8b732 | 644 | |
f65c229c JR |
645 | err = -ENOMEM; |
646 | msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); | |
647 | if (!msrpm_pages) | |
648 | goto uninit; | |
649 | svm->msrpm = page_address(msrpm_pages); | |
650 | svm_vcpu_init_msrpm(svm->msrpm); | |
651 | ||
a2fa3e9f GH |
652 | svm->vmcb = page_address(page); |
653 | clear_page(svm->vmcb); | |
654 | svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT; | |
655 | svm->asid_generation = 0; | |
656 | memset(svm->db_regs, 0, sizeof(svm->db_regs)); | |
e6101a96 | 657 | init_vmcb(svm); |
a2fa3e9f | 658 | |
fb3f0f51 RR |
659 | fx_init(&svm->vcpu); |
660 | svm->vcpu.fpu_active = 1; | |
ad312c7c | 661 | svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE; |
fb3f0f51 | 662 | if (svm->vcpu.vcpu_id == 0) |
ad312c7c | 663 | svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP; |
6aa8b732 | 664 | |
fb3f0f51 | 665 | return &svm->vcpu; |
36241b8c | 666 | |
fb3f0f51 RR |
667 | uninit: |
668 | kvm_vcpu_uninit(&svm->vcpu); | |
669 | free_svm: | |
a4770347 | 670 | kmem_cache_free(kvm_vcpu_cache, svm); |
fb3f0f51 RR |
671 | out: |
672 | return ERR_PTR(err); | |
6aa8b732 AK |
673 | } |
674 | ||
675 | static void svm_free_vcpu(struct kvm_vcpu *vcpu) | |
676 | { | |
a2fa3e9f GH |
677 | struct vcpu_svm *svm = to_svm(vcpu); |
678 | ||
fb3f0f51 | 679 | __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT)); |
f65c229c | 680 | __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER); |
fb3f0f51 | 681 | kvm_vcpu_uninit(vcpu); |
a4770347 | 682 | kmem_cache_free(kvm_vcpu_cache, svm); |
6aa8b732 AK |
683 | } |
684 | ||
15ad7146 | 685 | static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
6aa8b732 | 686 | { |
a2fa3e9f | 687 | struct vcpu_svm *svm = to_svm(vcpu); |
15ad7146 | 688 | int i; |
0cc5064d | 689 | |
0cc5064d AK |
690 | if (unlikely(cpu != vcpu->cpu)) { |
691 | u64 tsc_this, delta; | |
692 | ||
693 | /* | |
694 | * Make sure that the guest sees a monotonically | |
695 | * increasing TSC. | |
696 | */ | |
697 | rdtscll(tsc_this); | |
ad312c7c | 698 | delta = vcpu->arch.host_tsc - tsc_this; |
a2fa3e9f | 699 | svm->vmcb->control.tsc_offset += delta; |
0cc5064d | 700 | vcpu->cpu = cpu; |
a3d7f85f | 701 | kvm_migrate_apic_timer(vcpu); |
0cc5064d | 702 | } |
94dfbdb3 AL |
703 | |
704 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) | |
a2fa3e9f | 705 | rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
706 | } |
707 | ||
708 | static void svm_vcpu_put(struct kvm_vcpu *vcpu) | |
709 | { | |
a2fa3e9f | 710 | struct vcpu_svm *svm = to_svm(vcpu); |
94dfbdb3 AL |
711 | int i; |
712 | ||
e1beb1d3 | 713 | ++vcpu->stat.host_state_reload; |
94dfbdb3 | 714 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 715 | wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
94dfbdb3 | 716 | |
ad312c7c | 717 | rdtscll(vcpu->arch.host_tsc); |
6aa8b732 AK |
718 | } |
719 | ||
774c47f1 AK |
720 | static void svm_vcpu_decache(struct kvm_vcpu *vcpu) |
721 | { | |
722 | } | |
723 | ||
6aa8b732 AK |
724 | static void svm_cache_regs(struct kvm_vcpu *vcpu) |
725 | { | |
a2fa3e9f GH |
726 | struct vcpu_svm *svm = to_svm(vcpu); |
727 | ||
ad312c7c ZX |
728 | vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax; |
729 | vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp; | |
730 | vcpu->arch.rip = svm->vmcb->save.rip; | |
6aa8b732 AK |
731 | } |
732 | ||
733 | static void svm_decache_regs(struct kvm_vcpu *vcpu) | |
734 | { | |
a2fa3e9f | 735 | struct vcpu_svm *svm = to_svm(vcpu); |
ad312c7c ZX |
736 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; |
737 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
738 | svm->vmcb->save.rip = vcpu->arch.rip; | |
6aa8b732 AK |
739 | } |
740 | ||
741 | static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu) | |
742 | { | |
a2fa3e9f | 743 | return to_svm(vcpu)->vmcb->save.rflags; |
6aa8b732 AK |
744 | } |
745 | ||
746 | static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
747 | { | |
a2fa3e9f | 748 | to_svm(vcpu)->vmcb->save.rflags = rflags; |
6aa8b732 AK |
749 | } |
750 | ||
751 | static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg) | |
752 | { | |
a2fa3e9f | 753 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; |
6aa8b732 AK |
754 | |
755 | switch (seg) { | |
756 | case VCPU_SREG_CS: return &save->cs; | |
757 | case VCPU_SREG_DS: return &save->ds; | |
758 | case VCPU_SREG_ES: return &save->es; | |
759 | case VCPU_SREG_FS: return &save->fs; | |
760 | case VCPU_SREG_GS: return &save->gs; | |
761 | case VCPU_SREG_SS: return &save->ss; | |
762 | case VCPU_SREG_TR: return &save->tr; | |
763 | case VCPU_SREG_LDTR: return &save->ldtr; | |
764 | } | |
765 | BUG(); | |
8b6d44c7 | 766 | return NULL; |
6aa8b732 AK |
767 | } |
768 | ||
769 | static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg) | |
770 | { | |
771 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
772 | ||
773 | return s->base; | |
774 | } | |
775 | ||
776 | static void svm_get_segment(struct kvm_vcpu *vcpu, | |
777 | struct kvm_segment *var, int seg) | |
778 | { | |
779 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
780 | ||
781 | var->base = s->base; | |
782 | var->limit = s->limit; | |
783 | var->selector = s->selector; | |
784 | var->type = s->attrib & SVM_SELECTOR_TYPE_MASK; | |
785 | var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1; | |
786 | var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
787 | var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1; | |
788 | var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1; | |
789 | var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1; | |
790 | var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1; | |
791 | var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1; | |
792 | var->unusable = !var->present; | |
793 | } | |
794 | ||
2e4d2653 IE |
795 | static int svm_get_cpl(struct kvm_vcpu *vcpu) |
796 | { | |
797 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; | |
798 | ||
799 | return save->cpl; | |
800 | } | |
801 | ||
6aa8b732 AK |
802 | static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) |
803 | { | |
a2fa3e9f GH |
804 | struct vcpu_svm *svm = to_svm(vcpu); |
805 | ||
806 | dt->limit = svm->vmcb->save.idtr.limit; | |
807 | dt->base = svm->vmcb->save.idtr.base; | |
6aa8b732 AK |
808 | } |
809 | ||
810 | static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
811 | { | |
a2fa3e9f GH |
812 | struct vcpu_svm *svm = to_svm(vcpu); |
813 | ||
814 | svm->vmcb->save.idtr.limit = dt->limit; | |
815 | svm->vmcb->save.idtr.base = dt->base ; | |
6aa8b732 AK |
816 | } |
817 | ||
818 | static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
819 | { | |
a2fa3e9f GH |
820 | struct vcpu_svm *svm = to_svm(vcpu); |
821 | ||
822 | dt->limit = svm->vmcb->save.gdtr.limit; | |
823 | dt->base = svm->vmcb->save.gdtr.base; | |
6aa8b732 AK |
824 | } |
825 | ||
826 | static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
827 | { | |
a2fa3e9f GH |
828 | struct vcpu_svm *svm = to_svm(vcpu); |
829 | ||
830 | svm->vmcb->save.gdtr.limit = dt->limit; | |
831 | svm->vmcb->save.gdtr.base = dt->base ; | |
6aa8b732 AK |
832 | } |
833 | ||
25c4c276 | 834 | static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu) |
399badf3 AK |
835 | { |
836 | } | |
837 | ||
6aa8b732 AK |
838 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
839 | { | |
a2fa3e9f GH |
840 | struct vcpu_svm *svm = to_svm(vcpu); |
841 | ||
05b3e0c2 | 842 | #ifdef CONFIG_X86_64 |
ad312c7c | 843 | if (vcpu->arch.shadow_efer & EFER_LME) { |
707d92fa | 844 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { |
ad312c7c | 845 | vcpu->arch.shadow_efer |= EFER_LMA; |
2b5203ee | 846 | svm->vmcb->save.efer |= EFER_LMA | EFER_LME; |
6aa8b732 AK |
847 | } |
848 | ||
d77c26fc | 849 | if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) { |
ad312c7c | 850 | vcpu->arch.shadow_efer &= ~EFER_LMA; |
2b5203ee | 851 | svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME); |
6aa8b732 AK |
852 | } |
853 | } | |
854 | #endif | |
709ddebf JR |
855 | if (npt_enabled) |
856 | goto set; | |
857 | ||
ad312c7c | 858 | if ((vcpu->arch.cr0 & X86_CR0_TS) && !(cr0 & X86_CR0_TS)) { |
a2fa3e9f | 859 | svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR); |
7807fa6c AL |
860 | vcpu->fpu_active = 1; |
861 | } | |
862 | ||
ad312c7c | 863 | vcpu->arch.cr0 = cr0; |
707d92fa | 864 | cr0 |= X86_CR0_PG | X86_CR0_WP; |
6b390b63 JR |
865 | if (!vcpu->fpu_active) { |
866 | svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR); | |
334df50a | 867 | cr0 |= X86_CR0_TS; |
6b390b63 | 868 | } |
709ddebf JR |
869 | set: |
870 | /* | |
871 | * re-enable caching here because the QEMU bios | |
872 | * does not do it - this results in some delay at | |
873 | * reboot | |
874 | */ | |
875 | cr0 &= ~(X86_CR0_CD | X86_CR0_NW); | |
a2fa3e9f | 876 | svm->vmcb->save.cr0 = cr0; |
6aa8b732 AK |
877 | } |
878 | ||
879 | static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) | |
880 | { | |
6394b649 JR |
881 | unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE; |
882 | ||
ec077263 JR |
883 | vcpu->arch.cr4 = cr4; |
884 | if (!npt_enabled) | |
885 | cr4 |= X86_CR4_PAE; | |
6394b649 | 886 | cr4 |= host_cr4_mce; |
ec077263 | 887 | to_svm(vcpu)->vmcb->save.cr4 = cr4; |
6aa8b732 AK |
888 | } |
889 | ||
890 | static void svm_set_segment(struct kvm_vcpu *vcpu, | |
891 | struct kvm_segment *var, int seg) | |
892 | { | |
a2fa3e9f | 893 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
894 | struct vmcb_seg *s = svm_seg(vcpu, seg); |
895 | ||
896 | s->base = var->base; | |
897 | s->limit = var->limit; | |
898 | s->selector = var->selector; | |
899 | if (var->unusable) | |
900 | s->attrib = 0; | |
901 | else { | |
902 | s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK); | |
903 | s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT; | |
904 | s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT; | |
905 | s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT; | |
906 | s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT; | |
907 | s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT; | |
908 | s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT; | |
909 | s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT; | |
910 | } | |
911 | if (seg == VCPU_SREG_CS) | |
a2fa3e9f GH |
912 | svm->vmcb->save.cpl |
913 | = (svm->vmcb->save.cs.attrib | |
6aa8b732 AK |
914 | >> SVM_SELECTOR_DPL_SHIFT) & 3; |
915 | ||
916 | } | |
917 | ||
918 | /* FIXME: | |
919 | ||
a2fa3e9f GH |
920 | svm(vcpu)->vmcb->control.int_ctl &= ~V_TPR_MASK; |
921 | svm(vcpu)->vmcb->control.int_ctl |= (sregs->cr8 & V_TPR_MASK); | |
6aa8b732 AK |
922 | |
923 | */ | |
924 | ||
925 | static int svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_debug_guest *dbg) | |
926 | { | |
927 | return -EOPNOTSUPP; | |
928 | } | |
929 | ||
2a8067f1 ED |
930 | static int svm_get_irq(struct kvm_vcpu *vcpu) |
931 | { | |
932 | struct vcpu_svm *svm = to_svm(vcpu); | |
933 | u32 exit_int_info = svm->vmcb->control.exit_int_info; | |
934 | ||
935 | if (is_external_interrupt(exit_int_info)) | |
936 | return exit_int_info & SVM_EVTINJ_VEC_MASK; | |
937 | return -1; | |
938 | } | |
939 | ||
6aa8b732 AK |
940 | static void load_host_msrs(struct kvm_vcpu *vcpu) |
941 | { | |
94dfbdb3 | 942 | #ifdef CONFIG_X86_64 |
a2fa3e9f | 943 | wrmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base); |
94dfbdb3 | 944 | #endif |
6aa8b732 AK |
945 | } |
946 | ||
947 | static void save_host_msrs(struct kvm_vcpu *vcpu) | |
948 | { | |
94dfbdb3 | 949 | #ifdef CONFIG_X86_64 |
a2fa3e9f | 950 | rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base); |
94dfbdb3 | 951 | #endif |
6aa8b732 AK |
952 | } |
953 | ||
e756fc62 | 954 | static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *svm_data) |
6aa8b732 AK |
955 | { |
956 | if (svm_data->next_asid > svm_data->max_asid) { | |
957 | ++svm_data->asid_generation; | |
958 | svm_data->next_asid = 1; | |
a2fa3e9f | 959 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID; |
6aa8b732 AK |
960 | } |
961 | ||
e756fc62 | 962 | svm->vcpu.cpu = svm_data->cpu; |
a2fa3e9f GH |
963 | svm->asid_generation = svm_data->asid_generation; |
964 | svm->vmcb->control.asid = svm_data->next_asid++; | |
6aa8b732 AK |
965 | } |
966 | ||
6aa8b732 AK |
967 | static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr) |
968 | { | |
a2fa3e9f | 969 | return to_svm(vcpu)->db_regs[dr]; |
6aa8b732 AK |
970 | } |
971 | ||
972 | static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value, | |
973 | int *exception) | |
974 | { | |
a2fa3e9f GH |
975 | struct vcpu_svm *svm = to_svm(vcpu); |
976 | ||
6aa8b732 AK |
977 | *exception = 0; |
978 | ||
a2fa3e9f GH |
979 | if (svm->vmcb->save.dr7 & DR7_GD_MASK) { |
980 | svm->vmcb->save.dr7 &= ~DR7_GD_MASK; | |
981 | svm->vmcb->save.dr6 |= DR6_BD_MASK; | |
6aa8b732 AK |
982 | *exception = DB_VECTOR; |
983 | return; | |
984 | } | |
985 | ||
986 | switch (dr) { | |
987 | case 0 ... 3: | |
a2fa3e9f | 988 | svm->db_regs[dr] = value; |
6aa8b732 AK |
989 | return; |
990 | case 4 ... 5: | |
ad312c7c | 991 | if (vcpu->arch.cr4 & X86_CR4_DE) { |
6aa8b732 AK |
992 | *exception = UD_VECTOR; |
993 | return; | |
994 | } | |
995 | case 7: { | |
996 | if (value & ~((1ULL << 32) - 1)) { | |
997 | *exception = GP_VECTOR; | |
998 | return; | |
999 | } | |
a2fa3e9f | 1000 | svm->vmcb->save.dr7 = value; |
6aa8b732 AK |
1001 | return; |
1002 | } | |
1003 | default: | |
1004 | printk(KERN_DEBUG "%s: unexpected dr %u\n", | |
b8688d51 | 1005 | __func__, dr); |
6aa8b732 AK |
1006 | *exception = UD_VECTOR; |
1007 | return; | |
1008 | } | |
1009 | } | |
1010 | ||
e756fc62 | 1011 | static int pf_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1012 | { |
a2fa3e9f | 1013 | u32 exit_int_info = svm->vmcb->control.exit_int_info; |
e756fc62 | 1014 | struct kvm *kvm = svm->vcpu.kvm; |
6aa8b732 AK |
1015 | u64 fault_address; |
1016 | u32 error_code; | |
6aa8b732 | 1017 | |
85f455f7 ED |
1018 | if (!irqchip_in_kernel(kvm) && |
1019 | is_external_interrupt(exit_int_info)) | |
e756fc62 | 1020 | push_irq(&svm->vcpu, exit_int_info & SVM_EVTINJ_VEC_MASK); |
6aa8b732 | 1021 | |
a2fa3e9f GH |
1022 | fault_address = svm->vmcb->control.exit_info_2; |
1023 | error_code = svm->vmcb->control.exit_info_1; | |
3067714c | 1024 | return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code); |
6aa8b732 AK |
1025 | } |
1026 | ||
7aa81cc0 AL |
1027 | static int ud_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1028 | { | |
1029 | int er; | |
1030 | ||
571008da | 1031 | er = emulate_instruction(&svm->vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD); |
7aa81cc0 | 1032 | if (er != EMULATE_DONE) |
7ee5d940 | 1033 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
7aa81cc0 AL |
1034 | return 1; |
1035 | } | |
1036 | ||
e756fc62 | 1037 | static int nm_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
7807fa6c | 1038 | { |
a2fa3e9f | 1039 | svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR); |
ad312c7c | 1040 | if (!(svm->vcpu.arch.cr0 & X86_CR0_TS)) |
a2fa3e9f | 1041 | svm->vmcb->save.cr0 &= ~X86_CR0_TS; |
e756fc62 | 1042 | svm->vcpu.fpu_active = 1; |
a2fa3e9f GH |
1043 | |
1044 | return 1; | |
7807fa6c AL |
1045 | } |
1046 | ||
e756fc62 | 1047 | static int shutdown_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
46fe4ddd JR |
1048 | { |
1049 | /* | |
1050 | * VMCB is undefined after a SHUTDOWN intercept | |
1051 | * so reinitialize it. | |
1052 | */ | |
a2fa3e9f | 1053 | clear_page(svm->vmcb); |
e6101a96 | 1054 | init_vmcb(svm); |
46fe4ddd JR |
1055 | |
1056 | kvm_run->exit_reason = KVM_EXIT_SHUTDOWN; | |
1057 | return 0; | |
1058 | } | |
1059 | ||
e756fc62 | 1060 | static int io_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1061 | { |
d77c26fc | 1062 | u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */ |
039576c0 AK |
1063 | int size, down, in, string, rep; |
1064 | unsigned port; | |
6aa8b732 | 1065 | |
e756fc62 | 1066 | ++svm->vcpu.stat.io_exits; |
6aa8b732 | 1067 | |
a2fa3e9f | 1068 | svm->next_rip = svm->vmcb->control.exit_info_2; |
6aa8b732 | 1069 | |
e70669ab LV |
1070 | string = (io_info & SVM_IOIO_STR_MASK) != 0; |
1071 | ||
1072 | if (string) { | |
3427318f LV |
1073 | if (emulate_instruction(&svm->vcpu, |
1074 | kvm_run, 0, 0, 0) == EMULATE_DO_MMIO) | |
e70669ab LV |
1075 | return 0; |
1076 | return 1; | |
1077 | } | |
1078 | ||
039576c0 AK |
1079 | in = (io_info & SVM_IOIO_TYPE_MASK) != 0; |
1080 | port = io_info >> 16; | |
1081 | size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT; | |
039576c0 | 1082 | rep = (io_info & SVM_IOIO_REP_MASK) != 0; |
a2fa3e9f | 1083 | down = (svm->vmcb->save.rflags & X86_EFLAGS_DF) != 0; |
6aa8b732 | 1084 | |
3090dd73 | 1085 | return kvm_emulate_pio(&svm->vcpu, kvm_run, in, size, port); |
6aa8b732 AK |
1086 | } |
1087 | ||
e756fc62 | 1088 | static int nop_on_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 AK |
1089 | { |
1090 | return 1; | |
1091 | } | |
1092 | ||
e756fc62 | 1093 | static int halt_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1094 | { |
a2fa3e9f | 1095 | svm->next_rip = svm->vmcb->save.rip + 1; |
e756fc62 RR |
1096 | skip_emulated_instruction(&svm->vcpu); |
1097 | return kvm_emulate_halt(&svm->vcpu); | |
6aa8b732 AK |
1098 | } |
1099 | ||
e756fc62 | 1100 | static int vmmcall_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
02e235bc | 1101 | { |
a2fa3e9f | 1102 | svm->next_rip = svm->vmcb->save.rip + 3; |
e756fc62 | 1103 | skip_emulated_instruction(&svm->vcpu); |
7aa81cc0 AL |
1104 | kvm_emulate_hypercall(&svm->vcpu); |
1105 | return 1; | |
02e235bc AK |
1106 | } |
1107 | ||
e756fc62 RR |
1108 | static int invalid_op_interception(struct vcpu_svm *svm, |
1109 | struct kvm_run *kvm_run) | |
6aa8b732 | 1110 | { |
7ee5d940 | 1111 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
6aa8b732 AK |
1112 | return 1; |
1113 | } | |
1114 | ||
e756fc62 RR |
1115 | static int task_switch_interception(struct vcpu_svm *svm, |
1116 | struct kvm_run *kvm_run) | |
6aa8b732 | 1117 | { |
37817f29 IE |
1118 | u16 tss_selector; |
1119 | ||
1120 | tss_selector = (u16)svm->vmcb->control.exit_info_1; | |
1121 | if (svm->vmcb->control.exit_info_2 & | |
1122 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET)) | |
1123 | return kvm_task_switch(&svm->vcpu, tss_selector, | |
1124 | TASK_SWITCH_IRET); | |
1125 | if (svm->vmcb->control.exit_info_2 & | |
1126 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP)) | |
1127 | return kvm_task_switch(&svm->vcpu, tss_selector, | |
1128 | TASK_SWITCH_JMP); | |
1129 | return kvm_task_switch(&svm->vcpu, tss_selector, TASK_SWITCH_CALL); | |
6aa8b732 AK |
1130 | } |
1131 | ||
e756fc62 | 1132 | static int cpuid_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1133 | { |
a2fa3e9f | 1134 | svm->next_rip = svm->vmcb->save.rip + 2; |
e756fc62 | 1135 | kvm_emulate_cpuid(&svm->vcpu); |
06465c5a | 1136 | return 1; |
6aa8b732 AK |
1137 | } |
1138 | ||
e756fc62 RR |
1139 | static int emulate_on_interception(struct vcpu_svm *svm, |
1140 | struct kvm_run *kvm_run) | |
6aa8b732 | 1141 | { |
3427318f | 1142 | if (emulate_instruction(&svm->vcpu, NULL, 0, 0, 0) != EMULATE_DONE) |
b8688d51 | 1143 | pr_unimpl(&svm->vcpu, "%s: failed\n", __func__); |
6aa8b732 AK |
1144 | return 1; |
1145 | } | |
1146 | ||
1d075434 JR |
1147 | static int cr8_write_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1148 | { | |
1149 | emulate_instruction(&svm->vcpu, NULL, 0, 0, 0); | |
1150 | if (irqchip_in_kernel(svm->vcpu.kvm)) | |
1151 | return 1; | |
1152 | kvm_run->exit_reason = KVM_EXIT_SET_TPR; | |
1153 | return 0; | |
1154 | } | |
1155 | ||
6aa8b732 AK |
1156 | static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data) |
1157 | { | |
a2fa3e9f GH |
1158 | struct vcpu_svm *svm = to_svm(vcpu); |
1159 | ||
6aa8b732 | 1160 | switch (ecx) { |
6aa8b732 AK |
1161 | case MSR_IA32_TIME_STAMP_COUNTER: { |
1162 | u64 tsc; | |
1163 | ||
1164 | rdtscll(tsc); | |
a2fa3e9f | 1165 | *data = svm->vmcb->control.tsc_offset + tsc; |
6aa8b732 AK |
1166 | break; |
1167 | } | |
0e859cac | 1168 | case MSR_K6_STAR: |
a2fa3e9f | 1169 | *data = svm->vmcb->save.star; |
6aa8b732 | 1170 | break; |
0e859cac | 1171 | #ifdef CONFIG_X86_64 |
6aa8b732 | 1172 | case MSR_LSTAR: |
a2fa3e9f | 1173 | *data = svm->vmcb->save.lstar; |
6aa8b732 AK |
1174 | break; |
1175 | case MSR_CSTAR: | |
a2fa3e9f | 1176 | *data = svm->vmcb->save.cstar; |
6aa8b732 AK |
1177 | break; |
1178 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 1179 | *data = svm->vmcb->save.kernel_gs_base; |
6aa8b732 AK |
1180 | break; |
1181 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 1182 | *data = svm->vmcb->save.sfmask; |
6aa8b732 AK |
1183 | break; |
1184 | #endif | |
1185 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 1186 | *data = svm->vmcb->save.sysenter_cs; |
6aa8b732 AK |
1187 | break; |
1188 | case MSR_IA32_SYSENTER_EIP: | |
a2fa3e9f | 1189 | *data = svm->vmcb->save.sysenter_eip; |
6aa8b732 AK |
1190 | break; |
1191 | case MSR_IA32_SYSENTER_ESP: | |
a2fa3e9f | 1192 | *data = svm->vmcb->save.sysenter_esp; |
6aa8b732 | 1193 | break; |
a2938c80 JR |
1194 | /* Nobody will change the following 5 values in the VMCB so |
1195 | we can safely return them on rdmsr. They will always be 0 | |
1196 | until LBRV is implemented. */ | |
1197 | case MSR_IA32_DEBUGCTLMSR: | |
1198 | *data = svm->vmcb->save.dbgctl; | |
1199 | break; | |
1200 | case MSR_IA32_LASTBRANCHFROMIP: | |
1201 | *data = svm->vmcb->save.br_from; | |
1202 | break; | |
1203 | case MSR_IA32_LASTBRANCHTOIP: | |
1204 | *data = svm->vmcb->save.br_to; | |
1205 | break; | |
1206 | case MSR_IA32_LASTINTFROMIP: | |
1207 | *data = svm->vmcb->save.last_excp_from; | |
1208 | break; | |
1209 | case MSR_IA32_LASTINTTOIP: | |
1210 | *data = svm->vmcb->save.last_excp_to; | |
1211 | break; | |
6aa8b732 | 1212 | default: |
3bab1f5d | 1213 | return kvm_get_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
1214 | } |
1215 | return 0; | |
1216 | } | |
1217 | ||
e756fc62 | 1218 | static int rdmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1219 | { |
ad312c7c | 1220 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
6aa8b732 AK |
1221 | u64 data; |
1222 | ||
e756fc62 | 1223 | if (svm_get_msr(&svm->vcpu, ecx, &data)) |
c1a5d4f9 | 1224 | kvm_inject_gp(&svm->vcpu, 0); |
6aa8b732 | 1225 | else { |
a2fa3e9f | 1226 | svm->vmcb->save.rax = data & 0xffffffff; |
ad312c7c | 1227 | svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32; |
a2fa3e9f | 1228 | svm->next_rip = svm->vmcb->save.rip + 2; |
e756fc62 | 1229 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
1230 | } |
1231 | return 1; | |
1232 | } | |
1233 | ||
1234 | static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data) | |
1235 | { | |
a2fa3e9f GH |
1236 | struct vcpu_svm *svm = to_svm(vcpu); |
1237 | ||
6aa8b732 | 1238 | switch (ecx) { |
6aa8b732 AK |
1239 | case MSR_IA32_TIME_STAMP_COUNTER: { |
1240 | u64 tsc; | |
1241 | ||
1242 | rdtscll(tsc); | |
a2fa3e9f | 1243 | svm->vmcb->control.tsc_offset = data - tsc; |
6aa8b732 AK |
1244 | break; |
1245 | } | |
0e859cac | 1246 | case MSR_K6_STAR: |
a2fa3e9f | 1247 | svm->vmcb->save.star = data; |
6aa8b732 | 1248 | break; |
49b14f24 | 1249 | #ifdef CONFIG_X86_64 |
6aa8b732 | 1250 | case MSR_LSTAR: |
a2fa3e9f | 1251 | svm->vmcb->save.lstar = data; |
6aa8b732 AK |
1252 | break; |
1253 | case MSR_CSTAR: | |
a2fa3e9f | 1254 | svm->vmcb->save.cstar = data; |
6aa8b732 AK |
1255 | break; |
1256 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 1257 | svm->vmcb->save.kernel_gs_base = data; |
6aa8b732 AK |
1258 | break; |
1259 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 1260 | svm->vmcb->save.sfmask = data; |
6aa8b732 AK |
1261 | break; |
1262 | #endif | |
1263 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 1264 | svm->vmcb->save.sysenter_cs = data; |
6aa8b732 AK |
1265 | break; |
1266 | case MSR_IA32_SYSENTER_EIP: | |
a2fa3e9f | 1267 | svm->vmcb->save.sysenter_eip = data; |
6aa8b732 AK |
1268 | break; |
1269 | case MSR_IA32_SYSENTER_ESP: | |
a2fa3e9f | 1270 | svm->vmcb->save.sysenter_esp = data; |
6aa8b732 | 1271 | break; |
a2938c80 | 1272 | case MSR_IA32_DEBUGCTLMSR: |
24e09cbf JR |
1273 | if (!svm_has(SVM_FEATURE_LBRV)) { |
1274 | pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n", | |
b8688d51 | 1275 | __func__, data); |
24e09cbf JR |
1276 | break; |
1277 | } | |
1278 | if (data & DEBUGCTL_RESERVED_BITS) | |
1279 | return 1; | |
1280 | ||
1281 | svm->vmcb->save.dbgctl = data; | |
1282 | if (data & (1ULL<<0)) | |
1283 | svm_enable_lbrv(svm); | |
1284 | else | |
1285 | svm_disable_lbrv(svm); | |
a2938c80 | 1286 | break; |
62b9abaa JR |
1287 | case MSR_K7_EVNTSEL0: |
1288 | case MSR_K7_EVNTSEL1: | |
1289 | case MSR_K7_EVNTSEL2: | |
1290 | case MSR_K7_EVNTSEL3: | |
1291 | /* | |
1292 | * only support writing 0 to the performance counters for now | |
1293 | * to make Windows happy. Should be replaced by a real | |
1294 | * performance counter emulation later. | |
1295 | */ | |
1296 | if (data != 0) | |
1297 | goto unhandled; | |
1298 | break; | |
6aa8b732 | 1299 | default: |
62b9abaa | 1300 | unhandled: |
3bab1f5d | 1301 | return kvm_set_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
1302 | } |
1303 | return 0; | |
1304 | } | |
1305 | ||
e756fc62 | 1306 | static int wrmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1307 | { |
ad312c7c | 1308 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
a2fa3e9f | 1309 | u64 data = (svm->vmcb->save.rax & -1u) |
ad312c7c | 1310 | | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32); |
a2fa3e9f | 1311 | svm->next_rip = svm->vmcb->save.rip + 2; |
e756fc62 | 1312 | if (svm_set_msr(&svm->vcpu, ecx, data)) |
c1a5d4f9 | 1313 | kvm_inject_gp(&svm->vcpu, 0); |
6aa8b732 | 1314 | else |
e756fc62 | 1315 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
1316 | return 1; |
1317 | } | |
1318 | ||
e756fc62 | 1319 | static int msr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1320 | { |
e756fc62 RR |
1321 | if (svm->vmcb->control.exit_info_1) |
1322 | return wrmsr_interception(svm, kvm_run); | |
6aa8b732 | 1323 | else |
e756fc62 | 1324 | return rdmsr_interception(svm, kvm_run); |
6aa8b732 AK |
1325 | } |
1326 | ||
e756fc62 | 1327 | static int interrupt_window_interception(struct vcpu_svm *svm, |
c1150d8c DL |
1328 | struct kvm_run *kvm_run) |
1329 | { | |
85f455f7 ED |
1330 | svm->vmcb->control.intercept &= ~(1ULL << INTERCEPT_VINTR); |
1331 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; | |
c1150d8c DL |
1332 | /* |
1333 | * If the user space waits to inject interrupts, exit as soon as | |
1334 | * possible | |
1335 | */ | |
1336 | if (kvm_run->request_interrupt_window && | |
ad312c7c | 1337 | !svm->vcpu.arch.irq_summary) { |
e756fc62 | 1338 | ++svm->vcpu.stat.irq_window_exits; |
c1150d8c DL |
1339 | kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN; |
1340 | return 0; | |
1341 | } | |
1342 | ||
1343 | return 1; | |
1344 | } | |
1345 | ||
e756fc62 | 1346 | static int (*svm_exit_handlers[])(struct vcpu_svm *svm, |
6aa8b732 AK |
1347 | struct kvm_run *kvm_run) = { |
1348 | [SVM_EXIT_READ_CR0] = emulate_on_interception, | |
1349 | [SVM_EXIT_READ_CR3] = emulate_on_interception, | |
1350 | [SVM_EXIT_READ_CR4] = emulate_on_interception, | |
80a8119c | 1351 | [SVM_EXIT_READ_CR8] = emulate_on_interception, |
6aa8b732 AK |
1352 | /* for now: */ |
1353 | [SVM_EXIT_WRITE_CR0] = emulate_on_interception, | |
1354 | [SVM_EXIT_WRITE_CR3] = emulate_on_interception, | |
1355 | [SVM_EXIT_WRITE_CR4] = emulate_on_interception, | |
1d075434 | 1356 | [SVM_EXIT_WRITE_CR8] = cr8_write_interception, |
6aa8b732 AK |
1357 | [SVM_EXIT_READ_DR0] = emulate_on_interception, |
1358 | [SVM_EXIT_READ_DR1] = emulate_on_interception, | |
1359 | [SVM_EXIT_READ_DR2] = emulate_on_interception, | |
1360 | [SVM_EXIT_READ_DR3] = emulate_on_interception, | |
1361 | [SVM_EXIT_WRITE_DR0] = emulate_on_interception, | |
1362 | [SVM_EXIT_WRITE_DR1] = emulate_on_interception, | |
1363 | [SVM_EXIT_WRITE_DR2] = emulate_on_interception, | |
1364 | [SVM_EXIT_WRITE_DR3] = emulate_on_interception, | |
1365 | [SVM_EXIT_WRITE_DR5] = emulate_on_interception, | |
1366 | [SVM_EXIT_WRITE_DR7] = emulate_on_interception, | |
7aa81cc0 | 1367 | [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception, |
6aa8b732 | 1368 | [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception, |
7807fa6c | 1369 | [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception, |
6aa8b732 AK |
1370 | [SVM_EXIT_INTR] = nop_on_interception, |
1371 | [SVM_EXIT_NMI] = nop_on_interception, | |
1372 | [SVM_EXIT_SMI] = nop_on_interception, | |
1373 | [SVM_EXIT_INIT] = nop_on_interception, | |
c1150d8c | 1374 | [SVM_EXIT_VINTR] = interrupt_window_interception, |
6aa8b732 AK |
1375 | /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */ |
1376 | [SVM_EXIT_CPUID] = cpuid_interception, | |
cf5a94d1 | 1377 | [SVM_EXIT_INVD] = emulate_on_interception, |
6aa8b732 AK |
1378 | [SVM_EXIT_HLT] = halt_interception, |
1379 | [SVM_EXIT_INVLPG] = emulate_on_interception, | |
1380 | [SVM_EXIT_INVLPGA] = invalid_op_interception, | |
1381 | [SVM_EXIT_IOIO] = io_interception, | |
1382 | [SVM_EXIT_MSR] = msr_interception, | |
1383 | [SVM_EXIT_TASK_SWITCH] = task_switch_interception, | |
46fe4ddd | 1384 | [SVM_EXIT_SHUTDOWN] = shutdown_interception, |
6aa8b732 | 1385 | [SVM_EXIT_VMRUN] = invalid_op_interception, |
02e235bc | 1386 | [SVM_EXIT_VMMCALL] = vmmcall_interception, |
6aa8b732 AK |
1387 | [SVM_EXIT_VMLOAD] = invalid_op_interception, |
1388 | [SVM_EXIT_VMSAVE] = invalid_op_interception, | |
1389 | [SVM_EXIT_STGI] = invalid_op_interception, | |
1390 | [SVM_EXIT_CLGI] = invalid_op_interception, | |
1391 | [SVM_EXIT_SKINIT] = invalid_op_interception, | |
cf5a94d1 | 1392 | [SVM_EXIT_WBINVD] = emulate_on_interception, |
916ce236 JR |
1393 | [SVM_EXIT_MONITOR] = invalid_op_interception, |
1394 | [SVM_EXIT_MWAIT] = invalid_op_interception, | |
709ddebf | 1395 | [SVM_EXIT_NPF] = pf_interception, |
6aa8b732 AK |
1396 | }; |
1397 | ||
04d2cc77 | 1398 | static int handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu) |
6aa8b732 | 1399 | { |
04d2cc77 | 1400 | struct vcpu_svm *svm = to_svm(vcpu); |
a2fa3e9f | 1401 | u32 exit_code = svm->vmcb->control.exit_code; |
6aa8b732 | 1402 | |
709ddebf JR |
1403 | if (npt_enabled) { |
1404 | int mmu_reload = 0; | |
1405 | if ((vcpu->arch.cr0 ^ svm->vmcb->save.cr0) & X86_CR0_PG) { | |
1406 | svm_set_cr0(vcpu, svm->vmcb->save.cr0); | |
1407 | mmu_reload = 1; | |
1408 | } | |
1409 | vcpu->arch.cr0 = svm->vmcb->save.cr0; | |
1410 | vcpu->arch.cr3 = svm->vmcb->save.cr3; | |
1411 | if (is_paging(vcpu) && is_pae(vcpu) && !is_long_mode(vcpu)) { | |
1412 | if (!load_pdptrs(vcpu, vcpu->arch.cr3)) { | |
1413 | kvm_inject_gp(vcpu, 0); | |
1414 | return 1; | |
1415 | } | |
1416 | } | |
1417 | if (mmu_reload) { | |
1418 | kvm_mmu_reset_context(vcpu); | |
1419 | kvm_mmu_load(vcpu); | |
1420 | } | |
1421 | } | |
1422 | ||
04d2cc77 AK |
1423 | kvm_reput_irq(svm); |
1424 | ||
1425 | if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) { | |
1426 | kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY; | |
1427 | kvm_run->fail_entry.hardware_entry_failure_reason | |
1428 | = svm->vmcb->control.exit_code; | |
1429 | return 0; | |
1430 | } | |
1431 | ||
a2fa3e9f | 1432 | if (is_external_interrupt(svm->vmcb->control.exit_int_info) && |
709ddebf JR |
1433 | exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR && |
1434 | exit_code != SVM_EXIT_NPF) | |
6aa8b732 AK |
1435 | printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x " |
1436 | "exit_code 0x%x\n", | |
b8688d51 | 1437 | __func__, svm->vmcb->control.exit_int_info, |
6aa8b732 AK |
1438 | exit_code); |
1439 | ||
9d8f549d | 1440 | if (exit_code >= ARRAY_SIZE(svm_exit_handlers) |
56919c5c | 1441 | || !svm_exit_handlers[exit_code]) { |
6aa8b732 | 1442 | kvm_run->exit_reason = KVM_EXIT_UNKNOWN; |
364b625b | 1443 | kvm_run->hw.hardware_exit_reason = exit_code; |
6aa8b732 AK |
1444 | return 0; |
1445 | } | |
1446 | ||
e756fc62 | 1447 | return svm_exit_handlers[exit_code](svm, kvm_run); |
6aa8b732 AK |
1448 | } |
1449 | ||
1450 | static void reload_tss(struct kvm_vcpu *vcpu) | |
1451 | { | |
1452 | int cpu = raw_smp_processor_id(); | |
1453 | ||
1454 | struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu); | |
d77c26fc | 1455 | svm_data->tss_desc->type = 9; /* available 32/64-bit TSS */ |
6aa8b732 AK |
1456 | load_TR_desc(); |
1457 | } | |
1458 | ||
e756fc62 | 1459 | static void pre_svm_run(struct vcpu_svm *svm) |
6aa8b732 AK |
1460 | { |
1461 | int cpu = raw_smp_processor_id(); | |
1462 | ||
1463 | struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu); | |
1464 | ||
a2fa3e9f | 1465 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING; |
e756fc62 | 1466 | if (svm->vcpu.cpu != cpu || |
a2fa3e9f | 1467 | svm->asid_generation != svm_data->asid_generation) |
e756fc62 | 1468 | new_asid(svm, svm_data); |
6aa8b732 AK |
1469 | } |
1470 | ||
1471 | ||
85f455f7 | 1472 | static inline void svm_inject_irq(struct vcpu_svm *svm, int irq) |
6aa8b732 AK |
1473 | { |
1474 | struct vmcb_control_area *control; | |
1475 | ||
e756fc62 | 1476 | control = &svm->vmcb->control; |
85f455f7 | 1477 | control->int_vector = irq; |
6aa8b732 AK |
1478 | control->int_ctl &= ~V_INTR_PRIO_MASK; |
1479 | control->int_ctl |= V_IRQ_MASK | | |
1480 | ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT); | |
1481 | } | |
1482 | ||
2a8067f1 ED |
1483 | static void svm_set_irq(struct kvm_vcpu *vcpu, int irq) |
1484 | { | |
1485 | struct vcpu_svm *svm = to_svm(vcpu); | |
1486 | ||
1487 | svm_inject_irq(svm, irq); | |
1488 | } | |
1489 | ||
04d2cc77 | 1490 | static void svm_intr_assist(struct kvm_vcpu *vcpu) |
6aa8b732 | 1491 | { |
04d2cc77 | 1492 | struct vcpu_svm *svm = to_svm(vcpu); |
85f455f7 ED |
1493 | struct vmcb *vmcb = svm->vmcb; |
1494 | int intr_vector = -1; | |
1495 | ||
1496 | if ((vmcb->control.exit_int_info & SVM_EVTINJ_VALID) && | |
1497 | ((vmcb->control.exit_int_info & SVM_EVTINJ_TYPE_MASK) == 0)) { | |
1498 | intr_vector = vmcb->control.exit_int_info & | |
1499 | SVM_EVTINJ_VEC_MASK; | |
1500 | vmcb->control.exit_int_info = 0; | |
1501 | svm_inject_irq(svm, intr_vector); | |
1502 | return; | |
1503 | } | |
1504 | ||
1505 | if (vmcb->control.int_ctl & V_IRQ_MASK) | |
1506 | return; | |
1507 | ||
1b9778da | 1508 | if (!kvm_cpu_has_interrupt(vcpu)) |
85f455f7 ED |
1509 | return; |
1510 | ||
1511 | if (!(vmcb->save.rflags & X86_EFLAGS_IF) || | |
1512 | (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) || | |
1513 | (vmcb->control.event_inj & SVM_EVTINJ_VALID)) { | |
1514 | /* unable to deliver irq, set pending irq */ | |
1515 | vmcb->control.intercept |= (1ULL << INTERCEPT_VINTR); | |
1516 | svm_inject_irq(svm, 0x0); | |
1517 | return; | |
1518 | } | |
1519 | /* Okay, we can deliver the interrupt: grab it and update PIC state. */ | |
1b9778da | 1520 | intr_vector = kvm_cpu_get_interrupt(vcpu); |
85f455f7 | 1521 | svm_inject_irq(svm, intr_vector); |
1b9778da | 1522 | kvm_timer_intr_post(vcpu, intr_vector); |
85f455f7 ED |
1523 | } |
1524 | ||
1525 | static void kvm_reput_irq(struct vcpu_svm *svm) | |
1526 | { | |
e756fc62 | 1527 | struct vmcb_control_area *control = &svm->vmcb->control; |
6aa8b732 | 1528 | |
7017fc3d ED |
1529 | if ((control->int_ctl & V_IRQ_MASK) |
1530 | && !irqchip_in_kernel(svm->vcpu.kvm)) { | |
6aa8b732 | 1531 | control->int_ctl &= ~V_IRQ_MASK; |
e756fc62 | 1532 | push_irq(&svm->vcpu, control->int_vector); |
6aa8b732 | 1533 | } |
c1150d8c | 1534 | |
ad312c7c | 1535 | svm->vcpu.arch.interrupt_window_open = |
c1150d8c DL |
1536 | !(control->int_state & SVM_INTERRUPT_SHADOW_MASK); |
1537 | } | |
1538 | ||
85f455f7 ED |
1539 | static void svm_do_inject_vector(struct vcpu_svm *svm) |
1540 | { | |
1541 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
ad312c7c ZX |
1542 | int word_index = __ffs(vcpu->arch.irq_summary); |
1543 | int bit_index = __ffs(vcpu->arch.irq_pending[word_index]); | |
85f455f7 ED |
1544 | int irq = word_index * BITS_PER_LONG + bit_index; |
1545 | ||
ad312c7c ZX |
1546 | clear_bit(bit_index, &vcpu->arch.irq_pending[word_index]); |
1547 | if (!vcpu->arch.irq_pending[word_index]) | |
1548 | clear_bit(word_index, &vcpu->arch.irq_summary); | |
85f455f7 ED |
1549 | svm_inject_irq(svm, irq); |
1550 | } | |
1551 | ||
04d2cc77 | 1552 | static void do_interrupt_requests(struct kvm_vcpu *vcpu, |
c1150d8c DL |
1553 | struct kvm_run *kvm_run) |
1554 | { | |
04d2cc77 | 1555 | struct vcpu_svm *svm = to_svm(vcpu); |
a2fa3e9f | 1556 | struct vmcb_control_area *control = &svm->vmcb->control; |
c1150d8c | 1557 | |
ad312c7c | 1558 | svm->vcpu.arch.interrupt_window_open = |
c1150d8c | 1559 | (!(control->int_state & SVM_INTERRUPT_SHADOW_MASK) && |
a2fa3e9f | 1560 | (svm->vmcb->save.rflags & X86_EFLAGS_IF)); |
c1150d8c | 1561 | |
ad312c7c | 1562 | if (svm->vcpu.arch.interrupt_window_open && svm->vcpu.arch.irq_summary) |
c1150d8c DL |
1563 | /* |
1564 | * If interrupts enabled, and not blocked by sti or mov ss. Good. | |
1565 | */ | |
85f455f7 | 1566 | svm_do_inject_vector(svm); |
c1150d8c DL |
1567 | |
1568 | /* | |
1569 | * Interrupts blocked. Wait for unblock. | |
1570 | */ | |
ad312c7c ZX |
1571 | if (!svm->vcpu.arch.interrupt_window_open && |
1572 | (svm->vcpu.arch.irq_summary || kvm_run->request_interrupt_window)) | |
c1150d8c | 1573 | control->intercept |= 1ULL << INTERCEPT_VINTR; |
d77c26fc | 1574 | else |
c1150d8c DL |
1575 | control->intercept &= ~(1ULL << INTERCEPT_VINTR); |
1576 | } | |
1577 | ||
cbc94022 IE |
1578 | static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr) |
1579 | { | |
1580 | return 0; | |
1581 | } | |
1582 | ||
6aa8b732 AK |
1583 | static void save_db_regs(unsigned long *db_regs) |
1584 | { | |
5aff458e AK |
1585 | asm volatile ("mov %%dr0, %0" : "=r"(db_regs[0])); |
1586 | asm volatile ("mov %%dr1, %0" : "=r"(db_regs[1])); | |
1587 | asm volatile ("mov %%dr2, %0" : "=r"(db_regs[2])); | |
1588 | asm volatile ("mov %%dr3, %0" : "=r"(db_regs[3])); | |
6aa8b732 AK |
1589 | } |
1590 | ||
1591 | static void load_db_regs(unsigned long *db_regs) | |
1592 | { | |
5aff458e AK |
1593 | asm volatile ("mov %0, %%dr0" : : "r"(db_regs[0])); |
1594 | asm volatile ("mov %0, %%dr1" : : "r"(db_regs[1])); | |
1595 | asm volatile ("mov %0, %%dr2" : : "r"(db_regs[2])); | |
1596 | asm volatile ("mov %0, %%dr3" : : "r"(db_regs[3])); | |
6aa8b732 AK |
1597 | } |
1598 | ||
d9e368d6 AK |
1599 | static void svm_flush_tlb(struct kvm_vcpu *vcpu) |
1600 | { | |
1601 | force_new_asid(vcpu); | |
1602 | } | |
1603 | ||
04d2cc77 AK |
1604 | static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu) |
1605 | { | |
1606 | } | |
1607 | ||
1608 | static void svm_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run) | |
6aa8b732 | 1609 | { |
a2fa3e9f | 1610 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
1611 | u16 fs_selector; |
1612 | u16 gs_selector; | |
1613 | u16 ldt_selector; | |
d9e368d6 | 1614 | |
e756fc62 | 1615 | pre_svm_run(svm); |
6aa8b732 AK |
1616 | |
1617 | save_host_msrs(vcpu); | |
1618 | fs_selector = read_fs(); | |
1619 | gs_selector = read_gs(); | |
1620 | ldt_selector = read_ldt(); | |
a2fa3e9f GH |
1621 | svm->host_cr2 = kvm_read_cr2(); |
1622 | svm->host_dr6 = read_dr6(); | |
1623 | svm->host_dr7 = read_dr7(); | |
ad312c7c | 1624 | svm->vmcb->save.cr2 = vcpu->arch.cr2; |
709ddebf JR |
1625 | /* required for live migration with NPT */ |
1626 | if (npt_enabled) | |
1627 | svm->vmcb->save.cr3 = vcpu->arch.cr3; | |
6aa8b732 | 1628 | |
a2fa3e9f | 1629 | if (svm->vmcb->save.dr7 & 0xff) { |
6aa8b732 | 1630 | write_dr7(0); |
a2fa3e9f GH |
1631 | save_db_regs(svm->host_db_regs); |
1632 | load_db_regs(svm->db_regs); | |
6aa8b732 | 1633 | } |
36241b8c | 1634 | |
04d2cc77 AK |
1635 | clgi(); |
1636 | ||
1637 | local_irq_enable(); | |
36241b8c | 1638 | |
6aa8b732 | 1639 | asm volatile ( |
05b3e0c2 | 1640 | #ifdef CONFIG_X86_64 |
54a08c04 | 1641 | "push %%rbp; \n\t" |
6aa8b732 | 1642 | #else |
fe7935d4 | 1643 | "push %%ebp; \n\t" |
6aa8b732 AK |
1644 | #endif |
1645 | ||
05b3e0c2 | 1646 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
1647 | "mov %c[rbx](%[svm]), %%rbx \n\t" |
1648 | "mov %c[rcx](%[svm]), %%rcx \n\t" | |
1649 | "mov %c[rdx](%[svm]), %%rdx \n\t" | |
1650 | "mov %c[rsi](%[svm]), %%rsi \n\t" | |
1651 | "mov %c[rdi](%[svm]), %%rdi \n\t" | |
1652 | "mov %c[rbp](%[svm]), %%rbp \n\t" | |
1653 | "mov %c[r8](%[svm]), %%r8 \n\t" | |
1654 | "mov %c[r9](%[svm]), %%r9 \n\t" | |
1655 | "mov %c[r10](%[svm]), %%r10 \n\t" | |
1656 | "mov %c[r11](%[svm]), %%r11 \n\t" | |
1657 | "mov %c[r12](%[svm]), %%r12 \n\t" | |
1658 | "mov %c[r13](%[svm]), %%r13 \n\t" | |
1659 | "mov %c[r14](%[svm]), %%r14 \n\t" | |
1660 | "mov %c[r15](%[svm]), %%r15 \n\t" | |
6aa8b732 | 1661 | #else |
fb3f0f51 RR |
1662 | "mov %c[rbx](%[svm]), %%ebx \n\t" |
1663 | "mov %c[rcx](%[svm]), %%ecx \n\t" | |
1664 | "mov %c[rdx](%[svm]), %%edx \n\t" | |
1665 | "mov %c[rsi](%[svm]), %%esi \n\t" | |
1666 | "mov %c[rdi](%[svm]), %%edi \n\t" | |
1667 | "mov %c[rbp](%[svm]), %%ebp \n\t" | |
6aa8b732 AK |
1668 | #endif |
1669 | ||
05b3e0c2 | 1670 | #ifdef CONFIG_X86_64 |
6aa8b732 AK |
1671 | /* Enter guest mode */ |
1672 | "push %%rax \n\t" | |
fb3f0f51 | 1673 | "mov %c[vmcb](%[svm]), %%rax \n\t" |
6aa8b732 AK |
1674 | SVM_VMLOAD "\n\t" |
1675 | SVM_VMRUN "\n\t" | |
1676 | SVM_VMSAVE "\n\t" | |
1677 | "pop %%rax \n\t" | |
1678 | #else | |
1679 | /* Enter guest mode */ | |
1680 | "push %%eax \n\t" | |
fb3f0f51 | 1681 | "mov %c[vmcb](%[svm]), %%eax \n\t" |
6aa8b732 AK |
1682 | SVM_VMLOAD "\n\t" |
1683 | SVM_VMRUN "\n\t" | |
1684 | SVM_VMSAVE "\n\t" | |
1685 | "pop %%eax \n\t" | |
1686 | #endif | |
1687 | ||
1688 | /* Save guest registers, load host registers */ | |
05b3e0c2 | 1689 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
1690 | "mov %%rbx, %c[rbx](%[svm]) \n\t" |
1691 | "mov %%rcx, %c[rcx](%[svm]) \n\t" | |
1692 | "mov %%rdx, %c[rdx](%[svm]) \n\t" | |
1693 | "mov %%rsi, %c[rsi](%[svm]) \n\t" | |
1694 | "mov %%rdi, %c[rdi](%[svm]) \n\t" | |
1695 | "mov %%rbp, %c[rbp](%[svm]) \n\t" | |
1696 | "mov %%r8, %c[r8](%[svm]) \n\t" | |
1697 | "mov %%r9, %c[r9](%[svm]) \n\t" | |
1698 | "mov %%r10, %c[r10](%[svm]) \n\t" | |
1699 | "mov %%r11, %c[r11](%[svm]) \n\t" | |
1700 | "mov %%r12, %c[r12](%[svm]) \n\t" | |
1701 | "mov %%r13, %c[r13](%[svm]) \n\t" | |
1702 | "mov %%r14, %c[r14](%[svm]) \n\t" | |
1703 | "mov %%r15, %c[r15](%[svm]) \n\t" | |
6aa8b732 | 1704 | |
54a08c04 | 1705 | "pop %%rbp; \n\t" |
6aa8b732 | 1706 | #else |
fb3f0f51 RR |
1707 | "mov %%ebx, %c[rbx](%[svm]) \n\t" |
1708 | "mov %%ecx, %c[rcx](%[svm]) \n\t" | |
1709 | "mov %%edx, %c[rdx](%[svm]) \n\t" | |
1710 | "mov %%esi, %c[rsi](%[svm]) \n\t" | |
1711 | "mov %%edi, %c[rdi](%[svm]) \n\t" | |
1712 | "mov %%ebp, %c[rbp](%[svm]) \n\t" | |
6aa8b732 | 1713 | |
fe7935d4 | 1714 | "pop %%ebp; \n\t" |
6aa8b732 AK |
1715 | #endif |
1716 | : | |
fb3f0f51 | 1717 | : [svm]"a"(svm), |
6aa8b732 | 1718 | [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)), |
ad312c7c ZX |
1719 | [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])), |
1720 | [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])), | |
1721 | [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])), | |
1722 | [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])), | |
1723 | [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])), | |
1724 | [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP])) | |
05b3e0c2 | 1725 | #ifdef CONFIG_X86_64 |
ad312c7c ZX |
1726 | , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])), |
1727 | [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])), | |
1728 | [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])), | |
1729 | [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])), | |
1730 | [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])), | |
1731 | [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])), | |
1732 | [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])), | |
1733 | [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15])) | |
6aa8b732 | 1734 | #endif |
54a08c04 LV |
1735 | : "cc", "memory" |
1736 | #ifdef CONFIG_X86_64 | |
1737 | , "rbx", "rcx", "rdx", "rsi", "rdi" | |
1738 | , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15" | |
fe7935d4 LV |
1739 | #else |
1740 | , "ebx", "ecx", "edx" , "esi", "edi" | |
54a08c04 LV |
1741 | #endif |
1742 | ); | |
6aa8b732 | 1743 | |
a2fa3e9f GH |
1744 | if ((svm->vmcb->save.dr7 & 0xff)) |
1745 | load_db_regs(svm->host_db_regs); | |
6aa8b732 | 1746 | |
ad312c7c | 1747 | vcpu->arch.cr2 = svm->vmcb->save.cr2; |
6aa8b732 | 1748 | |
a2fa3e9f GH |
1749 | write_dr6(svm->host_dr6); |
1750 | write_dr7(svm->host_dr7); | |
1751 | kvm_write_cr2(svm->host_cr2); | |
6aa8b732 AK |
1752 | |
1753 | load_fs(fs_selector); | |
1754 | load_gs(gs_selector); | |
1755 | load_ldt(ldt_selector); | |
1756 | load_host_msrs(vcpu); | |
1757 | ||
1758 | reload_tss(vcpu); | |
1759 | ||
56ba47dd AK |
1760 | local_irq_disable(); |
1761 | ||
1762 | stgi(); | |
1763 | ||
a2fa3e9f | 1764 | svm->next_rip = 0; |
6aa8b732 AK |
1765 | } |
1766 | ||
6aa8b732 AK |
1767 | static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
1768 | { | |
a2fa3e9f GH |
1769 | struct vcpu_svm *svm = to_svm(vcpu); |
1770 | ||
709ddebf JR |
1771 | if (npt_enabled) { |
1772 | svm->vmcb->control.nested_cr3 = root; | |
1773 | force_new_asid(vcpu); | |
1774 | return; | |
1775 | } | |
1776 | ||
a2fa3e9f | 1777 | svm->vmcb->save.cr3 = root; |
6aa8b732 | 1778 | force_new_asid(vcpu); |
7807fa6c AL |
1779 | |
1780 | if (vcpu->fpu_active) { | |
a2fa3e9f GH |
1781 | svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR); |
1782 | svm->vmcb->save.cr0 |= X86_CR0_TS; | |
7807fa6c AL |
1783 | vcpu->fpu_active = 0; |
1784 | } | |
6aa8b732 AK |
1785 | } |
1786 | ||
6aa8b732 AK |
1787 | static int is_disabled(void) |
1788 | { | |
6031a61c JR |
1789 | u64 vm_cr; |
1790 | ||
1791 | rdmsrl(MSR_VM_CR, vm_cr); | |
1792 | if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE)) | |
1793 | return 1; | |
1794 | ||
6aa8b732 AK |
1795 | return 0; |
1796 | } | |
1797 | ||
102d8325 IM |
1798 | static void |
1799 | svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall) | |
1800 | { | |
1801 | /* | |
1802 | * Patch in the VMMCALL instruction: | |
1803 | */ | |
1804 | hypercall[0] = 0x0f; | |
1805 | hypercall[1] = 0x01; | |
1806 | hypercall[2] = 0xd9; | |
102d8325 IM |
1807 | } |
1808 | ||
002c7f7c YS |
1809 | static void svm_check_processor_compat(void *rtn) |
1810 | { | |
1811 | *(int *)rtn = 0; | |
1812 | } | |
1813 | ||
774ead3a AK |
1814 | static bool svm_cpu_has_accelerated_tpr(void) |
1815 | { | |
1816 | return false; | |
1817 | } | |
1818 | ||
cbdd1bea | 1819 | static struct kvm_x86_ops svm_x86_ops = { |
6aa8b732 AK |
1820 | .cpu_has_kvm_support = has_svm, |
1821 | .disabled_by_bios = is_disabled, | |
1822 | .hardware_setup = svm_hardware_setup, | |
1823 | .hardware_unsetup = svm_hardware_unsetup, | |
002c7f7c | 1824 | .check_processor_compatibility = svm_check_processor_compat, |
6aa8b732 AK |
1825 | .hardware_enable = svm_hardware_enable, |
1826 | .hardware_disable = svm_hardware_disable, | |
774ead3a | 1827 | .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr, |
6aa8b732 AK |
1828 | |
1829 | .vcpu_create = svm_create_vcpu, | |
1830 | .vcpu_free = svm_free_vcpu, | |
04d2cc77 | 1831 | .vcpu_reset = svm_vcpu_reset, |
6aa8b732 | 1832 | |
04d2cc77 | 1833 | .prepare_guest_switch = svm_prepare_guest_switch, |
6aa8b732 AK |
1834 | .vcpu_load = svm_vcpu_load, |
1835 | .vcpu_put = svm_vcpu_put, | |
774c47f1 | 1836 | .vcpu_decache = svm_vcpu_decache, |
6aa8b732 AK |
1837 | |
1838 | .set_guest_debug = svm_guest_debug, | |
1839 | .get_msr = svm_get_msr, | |
1840 | .set_msr = svm_set_msr, | |
1841 | .get_segment_base = svm_get_segment_base, | |
1842 | .get_segment = svm_get_segment, | |
1843 | .set_segment = svm_set_segment, | |
2e4d2653 | 1844 | .get_cpl = svm_get_cpl, |
1747fb71 | 1845 | .get_cs_db_l_bits = kvm_get_cs_db_l_bits, |
25c4c276 | 1846 | .decache_cr4_guest_bits = svm_decache_cr4_guest_bits, |
6aa8b732 | 1847 | .set_cr0 = svm_set_cr0, |
6aa8b732 AK |
1848 | .set_cr3 = svm_set_cr3, |
1849 | .set_cr4 = svm_set_cr4, | |
1850 | .set_efer = svm_set_efer, | |
1851 | .get_idt = svm_get_idt, | |
1852 | .set_idt = svm_set_idt, | |
1853 | .get_gdt = svm_get_gdt, | |
1854 | .set_gdt = svm_set_gdt, | |
1855 | .get_dr = svm_get_dr, | |
1856 | .set_dr = svm_set_dr, | |
1857 | .cache_regs = svm_cache_regs, | |
1858 | .decache_regs = svm_decache_regs, | |
1859 | .get_rflags = svm_get_rflags, | |
1860 | .set_rflags = svm_set_rflags, | |
1861 | ||
6aa8b732 | 1862 | .tlb_flush = svm_flush_tlb, |
6aa8b732 | 1863 | |
6aa8b732 | 1864 | .run = svm_vcpu_run, |
04d2cc77 | 1865 | .handle_exit = handle_exit, |
6aa8b732 | 1866 | .skip_emulated_instruction = skip_emulated_instruction, |
102d8325 | 1867 | .patch_hypercall = svm_patch_hypercall, |
2a8067f1 ED |
1868 | .get_irq = svm_get_irq, |
1869 | .set_irq = svm_set_irq, | |
298101da AK |
1870 | .queue_exception = svm_queue_exception, |
1871 | .exception_injected = svm_exception_injected, | |
04d2cc77 AK |
1872 | .inject_pending_irq = svm_intr_assist, |
1873 | .inject_pending_vectors = do_interrupt_requests, | |
cbc94022 IE |
1874 | |
1875 | .set_tss_addr = svm_set_tss_addr, | |
6aa8b732 AK |
1876 | }; |
1877 | ||
1878 | static int __init svm_init(void) | |
1879 | { | |
cb498ea2 | 1880 | return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm), |
c16f862d | 1881 | THIS_MODULE); |
6aa8b732 AK |
1882 | } |
1883 | ||
1884 | static void __exit svm_exit(void) | |
1885 | { | |
cb498ea2 | 1886 | kvm_exit(); |
6aa8b732 AK |
1887 | } |
1888 | ||
1889 | module_init(svm_init) | |
1890 | module_exit(svm_exit) |