]> git.proxmox.com Git - mirror_qemu.git/blame - cpu-exec.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
64 bit target support
[mirror_qemu.git] / cpu-exec.c
CommitLineData
7d13299d
FB		 1/*
2 * i386 emulator main execution loop
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
3ef693a0
FB		 6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
7d13299d 10 *
3ef693a0
FB		 11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
7d13299d 15 *
3ef693a0
FB		 16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
7d13299d 19 */
e4533c7a 20#include "config.h"
93ac68bc 21#include "exec.h"
956034d7 22#include "disas.h"
7d13299d 23
fbf9eeb3
FB		 24#if !defined(CONFIG_SOFTMMU)
25#undef EAX
26#undef ECX
27#undef EDX
28#undef EBX
29#undef ESP
30#undef EBP
31#undef ESI
32#undef EDI
33#undef EIP
34#include <signal.h>
35#include <sys/ucontext.h>
36#endif
37
36bdbe54
FB		 38int tb_invalidated_flag;
39
dc99065b 40//#define DEBUG_EXEC
9de5e440 41//#define DEBUG_SIGNAL
7d13299d 42
93ac68bc 43#if defined(TARGET_ARM) || defined(TARGET_SPARC)
e4533c7a
FB		 44/* XXX: unify with i386 target */
45void cpu_loop_exit(void)
46{
47 longjmp(env->jmp_env, 1);
48}
49#endif
50
fbf9eeb3
FB		 51/* exit the current TB from a signal handler. The host registers are
52 restored in a state compatible with the CPU emulator
53 */
54void cpu_resume_from_signal(CPUState *env1, void *puc)
55{
56#if !defined(CONFIG_SOFTMMU)
57 struct ucontext *uc = puc;
58#endif
59
60 env = env1;
61
62 /* XXX: restore cpu registers saved in host registers */
63
64#if !defined(CONFIG_SOFTMMU)
65 if (puc) {
66 /* XXX: use siglongjmp ? */
67 sigprocmask(SIG_SETMASK, &uc->uc_sigmask, NULL);
68 }
69#endif
70 longjmp(env->jmp_env, 1);
71}
72
7d13299d
FB		 73/* main execution loop */
74
e4533c7a 75int cpu_exec(CPUState *env1)
7d13299d 76{
e4533c7a
FB		 77 int saved_T0, saved_T1, saved_T2;
78 CPUState *saved_env;
04369ff2
FB		 79#ifdef reg_EAX
80 int saved_EAX;
81#endif
82#ifdef reg_ECX
83 int saved_ECX;
84#endif
85#ifdef reg_EDX
86 int saved_EDX;
87#endif
88#ifdef reg_EBX
89 int saved_EBX;
90#endif
91#ifdef reg_ESP
92 int saved_ESP;
93#endif
94#ifdef reg_EBP
95 int saved_EBP;
96#endif
97#ifdef reg_ESI
98 int saved_ESI;
99#endif
100#ifdef reg_EDI
101 int saved_EDI;
8c6939c0
FB		 102#endif
103#ifdef __sparc__
104 int saved_i7, tmp_T0;
04369ff2 105#endif
68a79315 106 int code_gen_size, ret, interrupt_request;
7d13299d 107 void (*gen_func)(void);
9de5e440 108 TranslationBlock *tb, **ptb;
c27004ec
FB		 109 target_ulong cs_base, pc;
110 uint8_t *tc_ptr;
6dbad63e 111 unsigned int flags;
8c6939c0 112
7d13299d 113 /* first we save global registers */
c27004ec
FB		 114 saved_env = env;
115 env = env1;
7d13299d
FB		 116 saved_T0 = T0;
117 saved_T1 = T1;
e4533c7a 118 saved_T2 = T2;
e4533c7a
FB		 119#ifdef __sparc__
120 /* we also save i7 because longjmp may not restore it */
121 asm volatile ("mov %%i7, %0" : "=r" (saved_i7));
122#endif
123
124#if defined(TARGET_I386)
04369ff2
FB		 125#ifdef reg_EAX
126 saved_EAX = EAX;
04369ff2
FB		 127#endif
128#ifdef reg_ECX
129 saved_ECX = ECX;
04369ff2
FB		 130#endif
131#ifdef reg_EDX
132 saved_EDX = EDX;
04369ff2
FB		 133#endif
134#ifdef reg_EBX
135 saved_EBX = EBX;
04369ff2
FB		 136#endif
137#ifdef reg_ESP
138 saved_ESP = ESP;
04369ff2
FB		 139#endif
140#ifdef reg_EBP
141 saved_EBP = EBP;
04369ff2
FB		 142#endif
143#ifdef reg_ESI
144 saved_ESI = ESI;
04369ff2
FB		 145#endif
146#ifdef reg_EDI
147 saved_EDI = EDI;
04369ff2 148#endif
0d1a29f9
FB		 149
150 env_to_regs();
9de5e440 151 /* put eflags in CPU temporary format */
fc2b4c48
FB		 152 CC_SRC = env->eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
153 DF = 1 - (2 * ((env->eflags >> 10) & 1));
9de5e440 154 CC_OP = CC_OP_EFLAGS;
fc2b4c48 155 env->eflags &= ~(DF_MASK | CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
e4533c7a
FB		 156#elif defined(TARGET_ARM)
157 {
158 unsigned int psr;
159 psr = env->cpsr;
160 env->CF = (psr >> 29) & 1;
161 env->NZF = (psr & 0xc0000000) ^ 0x40000000;
162 env->VF = (psr << 3) & 0x80000000;
163 env->cpsr = psr & ~0xf0000000;
164 }
93ac68bc 165#elif defined(TARGET_SPARC)
67867308 166#elif defined(TARGET_PPC)
e4533c7a
FB		 167#else
168#error unsupported target CPU
169#endif
3fb2ded1 170 env->exception_index = -1;
9d27abd9 171
7d13299d 172 /* prepare setjmp context for exception handling */
3fb2ded1
FB		 173 for(;;) {
174 if (setjmp(env->jmp_env) == 0) {
ee8b7021 175 env->current_tb = NULL;
3fb2ded1
FB		 176 /* if an exception is pending, we execute it here */
177 if (env->exception_index >= 0) {
178 if (env->exception_index >= EXCP_INTERRUPT) {
179 /* exit request from the cpu execution loop */
180 ret = env->exception_index;
181 break;
182 } else if (env->user_mode_only) {
183 /* if user mode only, we simulate a fake exception
184 which will be hanlded outside the cpu execution
185 loop */
83479e77 186#if defined(TARGET_I386)
3fb2ded1
FB		 187 do_interrupt_user(env->exception_index,
188 env->exception_is_int,
189 env->error_code,
190 env->exception_next_eip);
83479e77 191#endif
3fb2ded1
FB		 192 ret = env->exception_index;
193 break;
194 } else {
83479e77 195#if defined(TARGET_I386)
3fb2ded1
FB		 196 /* simulate a real cpu exception. On i386, it can
197 trigger new exceptions, but we do not handle
198 double or triple faults yet. */
199 do_interrupt(env->exception_index,
200 env->exception_is_int,
201 env->error_code,
d05e66d2 202 env->exception_next_eip, 0);
ce09776b
FB		 203#elif defined(TARGET_PPC)
204 do_interrupt(env);
e95c8d51
FB		 205#elif defined(TARGET_SPARC)
206 do_interrupt(env->exception_index,
207 0,
208 env->error_code,
209 env->exception_next_pc, 0);
83479e77 210#endif
3fb2ded1
FB		 211 }
212 env->exception_index = -1;
213 }
3fb2ded1
FB		 214 T0 = 0; /* force lookup of first TB */
215 for(;;) {
8c6939c0 216#ifdef __sparc__
3fb2ded1
FB		 217 /* g1 can be modified by some libc? functions */
218 tmp_T0 = T0;
8c6939c0 219#endif
68a79315 220 interrupt_request = env->interrupt_request;
2e255c6b 221 if (__builtin_expect(interrupt_request, 0)) {
68a79315
FB		 222#if defined(TARGET_I386)
223 /* if hardware interrupt pending, we execute it */
224 if ((interrupt_request & CPU_INTERRUPT_HARD) &&
3f337316
FB		 225 (env->eflags & IF_MASK) &&
226 !(env->hflags & HF_INHIBIT_IRQ_MASK)) {
68a79315 227 int intno;
fbf9eeb3 228 env->interrupt_request &= ~CPU_INTERRUPT_HARD;
a541f297 229 intno = cpu_get_pic_interrupt(env);
f193c797 230 if (loglevel & CPU_LOG_TB_IN_ASM) {
68a79315
FB		 231 fprintf(logfile, "Servicing hardware INT=0x%02x\n", intno);
232 }
d05e66d2 233 do_interrupt(intno, 0, 0, 0, 1);
907a5b26
FB		 234 /* ensure that no TB jump will be modified as
235 the program flow was changed */
236#ifdef __sparc__
237 tmp_T0 = 0;
238#else
239 T0 = 0;
240#endif
68a79315 241 }
ce09776b 242#elif defined(TARGET_PPC)
9fddaa0c
FB		 243#if 0
244 if ((interrupt_request & CPU_INTERRUPT_RESET)) {
245 cpu_ppc_reset(env);
246 }
247#endif
248 if (msr_ee != 0) {
ce09776b 249 if ((interrupt_request & CPU_INTERRUPT_HARD)) {
9fddaa0c
FB		 250 /* Raise it */
251 env->exception_index = EXCP_EXTERNAL;
252 env->error_code = 0;
ce09776b
FB		 253 do_interrupt(env);
254 env->interrupt_request &= ~CPU_INTERRUPT_HARD;
9fddaa0c
FB		 255 } else if ((interrupt_request & CPU_INTERRUPT_TIMER)) {
256 /* Raise it */
257 env->exception_index = EXCP_DECR;
258 env->error_code = 0;
259 do_interrupt(env);
260 env->interrupt_request &= ~CPU_INTERRUPT_TIMER;
261 }
ce09776b 262 }
e95c8d51
FB		 263#elif defined(TARGET_SPARC)
264 if (interrupt_request & CPU_INTERRUPT_HARD) {
e80cfcfc 265 do_interrupt(env->interrupt_index, 0, 0, 0, 0);
e95c8d51
FB		 266 env->interrupt_request &= ~CPU_INTERRUPT_HARD;
267 } else if (interrupt_request & CPU_INTERRUPT_TIMER) {
268 //do_interrupt(0, 0, 0, 0, 0);
269 env->interrupt_request &= ~CPU_INTERRUPT_TIMER;
270 }
68a79315 271#endif
bf3e8bf1
FB		 272 if (interrupt_request & CPU_INTERRUPT_EXITTB) {
273 env->interrupt_request &= ~CPU_INTERRUPT_EXITTB;
274 /* ensure that no TB jump will be modified as
275 the program flow was changed */
276#ifdef __sparc__
277 tmp_T0 = 0;
278#else
279 T0 = 0;
280#endif
281 }
68a79315
FB		 282 if (interrupt_request & CPU_INTERRUPT_EXIT) {
283 env->interrupt_request &= ~CPU_INTERRUPT_EXIT;
284 env->exception_index = EXCP_INTERRUPT;
285 cpu_loop_exit();
286 }
3fb2ded1 287 }
7d13299d 288#ifdef DEBUG_EXEC
c27004ec 289 if ((loglevel & CPU_LOG_EXEC)) {
e4533c7a 290#if defined(TARGET_I386)
3fb2ded1
FB		 291 /* restore flags in standard format */
292 env->regs[R_EAX] = EAX;
293 env->regs[R_EBX] = EBX;
294 env->regs[R_ECX] = ECX;
295 env->regs[R_EDX] = EDX;
296 env->regs[R_ESI] = ESI;
297 env->regs[R_EDI] = EDI;
298 env->regs[R_EBP] = EBP;
299 env->regs[R_ESP] = ESP;
300 env->eflags = env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK);
7fe48483 301 cpu_dump_state(env, logfile, fprintf, X86_DUMP_CCOP);
3fb2ded1 302 env->eflags &= ~(DF_MASK | CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
e4533c7a 303#elif defined(TARGET_ARM)
1b21b62a 304 env->cpsr = compute_cpsr();
7fe48483 305 cpu_dump_state(env, logfile, fprintf, 0);
1b21b62a 306 env->cpsr &= ~0xf0000000;
93ac68bc 307#elif defined(TARGET_SPARC)
7fe48483 308 cpu_dump_state (env, logfile, fprintf, 0);
67867308 309#elif defined(TARGET_PPC)
7fe48483 310 cpu_dump_state(env, logfile, fprintf, 0);
e4533c7a
FB		 311#else
312#error unsupported target CPU
313#endif
3fb2ded1 314 }
7d13299d 315#endif
3f337316
FB		 316 /* we record a subset of the CPU state. It will
317 always be the same before a given translated block
318 is executed. */
e4533c7a 319#if defined(TARGET_I386)
2e255c6b 320 flags = env->hflags;
3f337316 321 flags |= (env->eflags & (IOPL_MASK | TF_MASK | VM_MASK));
3fb2ded1
FB		 322 cs_base = env->segs[R_CS].base;
323 pc = cs_base + env->eip;
e4533c7a 324#elif defined(TARGET_ARM)
3fb2ded1
FB		 325 flags = 0;
326 cs_base = 0;
c27004ec 327 pc = env->regs[15];
93ac68bc 328#elif defined(TARGET_SPARC)
67867308 329 flags = 0;
c27004ec
FB		 330 cs_base = env->npc;
331 pc = env->pc;
67867308
FB		 332#elif defined(TARGET_PPC)
333 flags = 0;
334 cs_base = 0;
c27004ec 335 pc = env->nip;
e4533c7a
FB		 336#else
337#error unsupported CPU
338#endif
c27004ec 339 tb = tb_find(&ptb, pc, cs_base,
3fb2ded1 340 flags);
d4e8164f 341 if (!tb) {
1376847f
FB		 342 TranslationBlock **ptb1;
343 unsigned int h;
344 target_ulong phys_pc, phys_page1, phys_page2, virt_page2;
345
346
3fb2ded1 347 spin_lock(&tb_lock);
1376847f
FB		 348
349 tb_invalidated_flag = 0;
0d1a29f9
FB		 350
351 regs_to_env(); /* XXX: do it just before cpu_gen_code() */
1376847f
FB		 352
353 /* find translated block using physical mappings */
c27004ec 354 phys_pc = get_phys_addr_code(env, pc);
1376847f
FB		 355 phys_page1 = phys_pc & TARGET_PAGE_MASK;
356 phys_page2 = -1;
357 h = tb_phys_hash_func(phys_pc);
358 ptb1 = &tb_phys_hash[h];
359 for(;;) {
360 tb = *ptb1;
361 if (!tb)
362 goto not_found;
c27004ec 363 if (tb->pc == pc &&
1376847f 364 tb->page_addr[0] == phys_page1 &&
c27004ec 365 tb->cs_base == cs_base &&
1376847f
FB		 366 tb->flags == flags) {
367 /* check next page if needed */
b516f85c 368 if (tb->page_addr[1] != -1) {
c27004ec 369 virt_page2 = (pc & TARGET_PAGE_MASK) +
b516f85c 370 TARGET_PAGE_SIZE;
1376847f
FB		 371 phys_page2 = get_phys_addr_code(env, virt_page2);
372 if (tb->page_addr[1] == phys_page2)
373 goto found;
374 } else {
375 goto found;
376 }
377 }
378 ptb1 = &tb->phys_hash_next;
379 }
380 not_found:
3fb2ded1 381 /* if no translated code available, then translate it now */
c27004ec 382 tb = tb_alloc(pc);
3fb2ded1
FB		 383 if (!tb) {
384 /* flush must be done */
b453b70b 385 tb_flush(env);
3fb2ded1 386 /* cannot fail at this point */
c27004ec 387 tb = tb_alloc(pc);
3fb2ded1 388 /* don't forget to invalidate previous TB info */
c27004ec 389 ptb = &tb_hash[tb_hash_func(pc)];
3fb2ded1
FB		 390 T0 = 0;
391 }
392 tc_ptr = code_gen_ptr;
393 tb->tc_ptr = tc_ptr;
c27004ec 394 tb->cs_base = cs_base;
3fb2ded1 395 tb->flags = flags;
facc68be 396 cpu_gen_code(env, tb, CODE_GEN_MAX_SIZE, &code_gen_size);
1376847f
FB		 397 code_gen_ptr = (void *)(((unsigned long)code_gen_ptr + code_gen_size + CODE_GEN_ALIGN - 1) & ~(CODE_GEN_ALIGN - 1));
398
399 /* check next page if needed */
c27004ec 400 virt_page2 = (pc + tb->size - 1) & TARGET_PAGE_MASK;
1376847f 401 phys_page2 = -1;
c27004ec 402 if ((pc & TARGET_PAGE_MASK) != virt_page2) {
1376847f
FB		 403 phys_page2 = get_phys_addr_code(env, virt_page2);
404 }
405 tb_link_phys(tb, phys_pc, phys_page2);
406
407 found:
36bdbe54
FB		 408 if (tb_invalidated_flag) {
409 /* as some TB could have been invalidated because
410 of memory exceptions while generating the code, we
411 must recompute the hash index here */
c27004ec 412 ptb = &tb_hash[tb_hash_func(pc)];
36bdbe54
FB		 413 while (*ptb != NULL)
414 ptb = &(*ptb)->hash_next;
415 T0 = 0;
416 }
1376847f 417 /* we add the TB in the virtual pc hash table */
3fb2ded1
FB		 418 *ptb = tb;
419 tb->hash_next = NULL;
420 tb_link(tb);
25eb4484 421 spin_unlock(&tb_lock);
9de5e440 422 }
9d27abd9 423#ifdef DEBUG_EXEC
c27004ec
FB		 424 if ((loglevel & CPU_LOG_EXEC) && (env->hflags & HF_LMA_MASK)) {
425 fprintf(logfile, "Trace 0x%08lx [" TARGET_FMT_lx "] %s\n",
426 (long)tb->tc_ptr, tb->pc,
427 lookup_symbol(tb->pc));
3fb2ded1 428 }
9d27abd9 429#endif
8c6939c0 430#ifdef __sparc__
3fb2ded1 431 T0 = tmp_T0;
8c6939c0 432#endif
facc68be 433 /* see if we can patch the calling TB. */
c27004ec
FB		 434 {
435 if (T0 != 0
bf3e8bf1
FB		 436#if defined(TARGET_I386) && defined(USE_CODE_COPY)
437 && (tb->cflags & CF_CODE_COPY) ==
438 (((TranslationBlock *)(T0 & ~3))->cflags & CF_CODE_COPY)
439#endif
440 ) {
3fb2ded1 441 spin_lock(&tb_lock);
c27004ec 442 tb_add_jump((TranslationBlock *)(long)(T0 & ~3), T0 & 3, tb);
97eb5b14
FB		 443#if defined(USE_CODE_COPY)
444 /* propagates the FP use info */
445 ((TranslationBlock *)(T0 & ~3))->cflags |=
446 (tb->cflags & CF_FP_USED);
447#endif
3fb2ded1
FB		 448 spin_unlock(&tb_lock);
449 }
c27004ec 450 }
3fb2ded1 451 tc_ptr = tb->tc_ptr;
83479e77 452 env->current_tb = tb;
3fb2ded1
FB		 453 /* execute the generated code */
454 gen_func = (void *)tc_ptr;
8c6939c0 455#if defined(__sparc__)
3fb2ded1
FB		 456 __asm__ __volatile__("call %0\n\t"
457 "mov %%o7,%%i0"
458 : /* no outputs */
459 : "r" (gen_func)
460 : "i0", "i1", "i2", "i3", "i4", "i5");
8c6939c0 461#elif defined(__arm__)
3fb2ded1
FB		 462 asm volatile ("mov pc, %0\n\t"
463 ".global exec_loop\n\t"
464 "exec_loop:\n\t"
465 : /* no outputs */
466 : "r" (gen_func)
467 : "r1", "r2", "r3", "r8", "r9", "r10", "r12", "r14");
bf3e8bf1
FB		 468#elif defined(TARGET_I386) && defined(USE_CODE_COPY)
469{
470 if (!(tb->cflags & CF_CODE_COPY)) {
97eb5b14
FB		 471 if ((tb->cflags & CF_FP_USED) && env->native_fp_regs) {
472 save_native_fp_state(env);
473 }
bf3e8bf1
FB		 474 gen_func();
475 } else {
97eb5b14
FB		 476 if ((tb->cflags & CF_FP_USED) && !env->native_fp_regs) {
477 restore_native_fp_state(env);
478 }
bf3e8bf1
FB		 479 /* we work with native eflags */
480 CC_SRC = cc_table[CC_OP].compute_all();
481 CC_OP = CC_OP_EFLAGS;
482 asm(".globl exec_loop\n"
483 "\n"
484 "debug1:\n"
485 " pushl %%ebp\n"
486 " fs movl %10, %9\n"
487 " fs movl %11, %%eax\n"
488 " andl $0x400, %%eax\n"
489 " fs orl %8, %%eax\n"
490 " pushl %%eax\n"
491 " popf\n"
492 " fs movl %%esp, %12\n"
493 " fs movl %0, %%eax\n"
494 " fs movl %1, %%ecx\n"
495 " fs movl %2, %%edx\n"
496 " fs movl %3, %%ebx\n"
497 " fs movl %4, %%esp\n"
498 " fs movl %5, %%ebp\n"
499 " fs movl %6, %%esi\n"
500 " fs movl %7, %%edi\n"
501 " fs jmp *%9\n"
502 "exec_loop:\n"
503 " fs movl %%esp, %4\n"
504 " fs movl %12, %%esp\n"
505 " fs movl %%eax, %0\n"
506 " fs movl %%ecx, %1\n"
507 " fs movl %%edx, %2\n"
508 " fs movl %%ebx, %3\n"
509 " fs movl %%ebp, %5\n"
510 " fs movl %%esi, %6\n"
511 " fs movl %%edi, %7\n"
512 " pushf\n"
513 " popl %%eax\n"
514 " movl %%eax, %%ecx\n"
515 " andl $0x400, %%ecx\n"
516 " shrl $9, %%ecx\n"
517 " andl $0x8d5, %%eax\n"
518 " fs movl %%eax, %8\n"
519 " movl $1, %%eax\n"
520 " subl %%ecx, %%eax\n"
521 " fs movl %%eax, %11\n"
522 " fs movl %9, %%ebx\n" /* get T0 value */
523 " popl %%ebp\n"
524 :
525 : "m" (*(uint8_t *)offsetof(CPUState, regs[0])),
526 "m" (*(uint8_t *)offsetof(CPUState, regs[1])),
527 "m" (*(uint8_t *)offsetof(CPUState, regs[2])),
528 "m" (*(uint8_t *)offsetof(CPUState, regs[3])),
529 "m" (*(uint8_t *)offsetof(CPUState, regs[4])),
530 "m" (*(uint8_t *)offsetof(CPUState, regs[5])),
531 "m" (*(uint8_t *)offsetof(CPUState, regs[6])),
532 "m" (*(uint8_t *)offsetof(CPUState, regs[7])),
533 "m" (*(uint8_t *)offsetof(CPUState, cc_src)),
534 "m" (*(uint8_t *)offsetof(CPUState, tmp0)),
535 "a" (gen_func),
536 "m" (*(uint8_t *)offsetof(CPUState, df)),
537 "m" (*(uint8_t *)offsetof(CPUState, saved_esp))
538 : "%ecx", "%edx"
539 );
540 }
541}
ae228531 542#else
3fb2ded1 543 gen_func();
ae228531 544#endif
83479e77 545 env->current_tb = NULL;
4cbf74b6
FB		 546 /* reset soft MMU for next block (it can currently
547 only be set by a memory fault) */
548#if defined(TARGET_I386) && !defined(CONFIG_SOFTMMU)
3f337316
FB		 549 if (env->hflags & HF_SOFTMMU_MASK) {
550 env->hflags &= ~HF_SOFTMMU_MASK;
4cbf74b6
FB		 551 /* do not allow linking to another block */
552 T0 = 0;
553 }
554#endif
3fb2ded1
FB		 555 }
556 } else {
0d1a29f9 557 env_to_regs();
7d13299d 558 }
3fb2ded1
FB		 559 } /* for(;;) */
560
7d13299d 561
e4533c7a 562#if defined(TARGET_I386)
97eb5b14
FB		 563#if defined(USE_CODE_COPY)
564 if (env->native_fp_regs) {
565 save_native_fp_state(env);
566 }
567#endif
9de5e440 568 /* restore flags in standard format */
fc2b4c48 569 env->eflags = env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK);
9de5e440 570
7d13299d 571 /* restore global registers */
04369ff2
FB		 572#ifdef reg_EAX
573 EAX = saved_EAX;
574#endif
575#ifdef reg_ECX
576 ECX = saved_ECX;
577#endif
578#ifdef reg_EDX
579 EDX = saved_EDX;
580#endif
581#ifdef reg_EBX
582 EBX = saved_EBX;
583#endif
584#ifdef reg_ESP
585 ESP = saved_ESP;
586#endif
587#ifdef reg_EBP
588 EBP = saved_EBP;
589#endif
590#ifdef reg_ESI
591 ESI = saved_ESI;
592#endif
593#ifdef reg_EDI
594 EDI = saved_EDI;
8c6939c0 595#endif
e4533c7a 596#elif defined(TARGET_ARM)
1b21b62a 597 env->cpsr = compute_cpsr();
93ac68bc 598#elif defined(TARGET_SPARC)
67867308 599#elif defined(TARGET_PPC)
e4533c7a
FB		 600#else
601#error unsupported target CPU
602#endif
8c6939c0
FB		 603#ifdef __sparc__
604 asm volatile ("mov %0, %%i7" : : "r" (saved_i7));
04369ff2 605#endif
7d13299d
FB		 606 T0 = saved_T0;
607 T1 = saved_T1;
e4533c7a 608 T2 = saved_T2;
7d13299d
FB		 609 env = saved_env;
610 return ret;
611}
6dbad63e 612
fbf9eeb3
FB		 613/* must only be called from the generated code as an exception can be
614 generated */
615void tb_invalidate_page_range(target_ulong start, target_ulong end)
616{
dc5d0b3d
FB		 617 /* XXX: cannot enable it yet because it yields to MMU exception
618 where NIP != read address on PowerPC */
619#if 0
fbf9eeb3
FB		 620 target_ulong phys_addr;
621 phys_addr = get_phys_addr_code(env, start);
622 tb_invalidate_phys_page_range(phys_addr, phys_addr + end - start, 0);
dc5d0b3d 623#endif
fbf9eeb3
FB		 624}
625
1a18c71b 626#if defined(TARGET_I386) && defined(CONFIG_USER_ONLY)
e4533c7a 627
6dbad63e
FB		 628void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector)
629{
630 CPUX86State *saved_env;
631
632 saved_env = env;
633 env = s;
a412ac57 634 if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK)) {
a513fe19 635 selector &= 0xffff;
2e255c6b 636 cpu_x86_load_seg_cache(env, seg_reg, selector,
c27004ec 637 (selector << 4), 0xffff, 0);
a513fe19 638 } else {
b453b70b 639 load_seg(seg_reg, selector);
a513fe19 640 }
6dbad63e
FB		 641 env = saved_env;
642}
9de5e440 643
d0a1ffc9
FB		 644void cpu_x86_fsave(CPUX86State *s, uint8_t *ptr, int data32)
645{
646 CPUX86State *saved_env;
647
648 saved_env = env;
649 env = s;
650
c27004ec 651 helper_fsave((target_ulong)ptr, data32);
d0a1ffc9
FB		 652
653 env = saved_env;
654}
655
656void cpu_x86_frstor(CPUX86State *s, uint8_t *ptr, int data32)
657{
658 CPUX86State *saved_env;
659
660 saved_env = env;
661 env = s;
662
c27004ec 663 helper_frstor((target_ulong)ptr, data32);
d0a1ffc9
FB		 664
665 env = saved_env;
666}
667
e4533c7a
FB		 668#endif /* TARGET_I386 */
669
67b915a5
FB		 670#if !defined(CONFIG_SOFTMMU)
671
3fb2ded1
FB		 672#if defined(TARGET_I386)
673
b56dad1c 674/* 'pc' is the host PC at which the exception was raised. 'address' is
fd6ce8f6
FB		 675 the effective address of the memory exception. 'is_write' is 1 if a
676 write caused the exception and otherwise 0'. 'old_set' is the
677 signal set which should be restored */
2b413144 678static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
bf3e8bf1
FB		 679 int is_write, sigset_t *old_set,
680 void *puc)
9de5e440 681{
a513fe19
FB		 682 TranslationBlock *tb;
683 int ret;
68a79315 684
83479e77
FB		 685 if (cpu_single_env)
686 env = cpu_single_env; /* XXX: find a correct solution for multithread */
fd6ce8f6 687#if defined(DEBUG_SIGNAL)
bf3e8bf1
FB		 688 qemu_printf("qemu: SIGSEGV pc=0x%08lx address=%08lx w=%d oldset=0x%08lx\n",
689 pc, address, is_write, *(unsigned long *)old_set);
9de5e440 690#endif
25eb4484 691 /* XXX: locking issue */
fbf9eeb3 692 if (is_write && page_unprotect(address, pc, puc)) {
fd6ce8f6
FB		 693 return 1;
694 }
fbf9eeb3 695
3fb2ded1 696 /* see if it is an MMU fault */
93a40ea9
FB		 697 ret = cpu_x86_handle_mmu_fault(env, address, is_write,
698 ((env->hflags & HF_CPL_MASK) == 3), 0);
3fb2ded1
FB		 699 if (ret < 0)
700 return 0; /* not an MMU fault */
701 if (ret == 0)
702 return 1; /* the MMU fault was handled without causing real CPU fault */
703 /* now we have a real cpu fault */
a513fe19
FB		 704 tb = tb_find_pc(pc);
705 if (tb) {
9de5e440
FB		 706 /* the PC is inside the translated code. It means that we have
707 a virtual CPU fault */
bf3e8bf1 708 cpu_restore_state(tb, env, pc, puc);
3fb2ded1 709 }
4cbf74b6 710 if (ret == 1) {
3fb2ded1 711#if 0
4cbf74b6
FB		 712 printf("PF exception: EIP=0x%08x CR2=0x%08x error=0x%x\n",
713 env->eip, env->cr[2], env->error_code);
3fb2ded1 714#endif
4cbf74b6
FB		 715 /* we restore the process signal mask as the sigreturn should
716 do it (XXX: use sigsetjmp) */
717 sigprocmask(SIG_SETMASK, old_set, NULL);
718 raise_exception_err(EXCP0E_PAGE, env->error_code);
719 } else {
720 /* activate soft MMU for this block */
3f337316 721 env->hflags |= HF_SOFTMMU_MASK;
fbf9eeb3 722 cpu_resume_from_signal(env, puc);
4cbf74b6 723 }
3fb2ded1
FB		 724 /* never comes here */
725 return 1;
726}
727
e4533c7a 728#elif defined(TARGET_ARM)
3fb2ded1 729static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
bf3e8bf1
FB		 730 int is_write, sigset_t *old_set,
731 void *puc)
3fb2ded1
FB		 732{
733 /* XXX: do more */
734 return 0;
735}
93ac68bc
FB		 736#elif defined(TARGET_SPARC)
737static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
bf3e8bf1
FB		 738 int is_write, sigset_t *old_set,
739 void *puc)
93ac68bc 740{
b453b70b 741 /* XXX: locking issue */
fbf9eeb3 742 if (is_write && page_unprotect(address, pc, puc)) {
b453b70b
FB		 743 return 1;
744 }
745 return 0;
93ac68bc 746}
67867308
FB		 747#elif defined (TARGET_PPC)
748static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
bf3e8bf1
FB		 749 int is_write, sigset_t *old_set,
750 void *puc)
67867308
FB		 751{
752 TranslationBlock *tb;
ce09776b 753 int ret;
67867308 754
ce09776b 755#if 1
67867308
FB		 756 if (cpu_single_env)
757 env = cpu_single_env; /* XXX: find a correct solution for multithread */
758#endif
759#if defined(DEBUG_SIGNAL)
760 printf("qemu: SIGSEGV pc=0x%08lx address=%08lx w=%d oldset=0x%08lx\n",
761 pc, address, is_write, *(unsigned long *)old_set);
762#endif
763 /* XXX: locking issue */
fbf9eeb3 764 if (is_write && page_unprotect(address, pc, puc)) {
67867308
FB		 765 return 1;
766 }
767
ce09776b 768 /* see if it is an MMU fault */
7f957d28 769 ret = cpu_ppc_handle_mmu_fault(env, address, is_write, msr_pr, 0);
ce09776b
FB		 770 if (ret < 0)
771 return 0; /* not an MMU fault */
772 if (ret == 0)
773 return 1; /* the MMU fault was handled without causing real CPU fault */
774
67867308
FB		 775 /* now we have a real cpu fault */
776 tb = tb_find_pc(pc);
777 if (tb) {
778 /* the PC is inside the translated code. It means that we have
779 a virtual CPU fault */
bf3e8bf1 780 cpu_restore_state(tb, env, pc, puc);
67867308 781 }
ce09776b 782 if (ret == 1) {
67867308 783#if 0
ce09776b
FB		 784 printf("PF exception: NIP=0x%08x error=0x%x %p\n",
785 env->nip, env->error_code, tb);
67867308
FB		 786#endif
787 /* we restore the process signal mask as the sigreturn should
788 do it (XXX: use sigsetjmp) */
bf3e8bf1 789 sigprocmask(SIG_SETMASK, old_set, NULL);
9fddaa0c 790 do_raise_exception_err(env->exception_index, env->error_code);
ce09776b
FB		 791 } else {
792 /* activate soft MMU for this block */
fbf9eeb3 793 cpu_resume_from_signal(env, puc);
ce09776b 794 }
67867308
FB		 795 /* never comes here */
796 return 1;
797}
e4533c7a
FB		 798#else
799#error unsupported target CPU
800#endif
9de5e440 801
2b413144
FB		 802#if defined(__i386__)
803
bf3e8bf1
FB		 804#if defined(USE_CODE_COPY)
805static void cpu_send_trap(unsigned long pc, int trap,
806 struct ucontext *uc)
807{
808 TranslationBlock *tb;
809
810 if (cpu_single_env)
811 env = cpu_single_env; /* XXX: find a correct solution for multithread */
812 /* now we have a real cpu fault */
813 tb = tb_find_pc(pc);
814 if (tb) {
815 /* the PC is inside the translated code. It means that we have
816 a virtual CPU fault */
817 cpu_restore_state(tb, env, pc, uc);
818 }
819 sigprocmask(SIG_SETMASK, &uc->uc_sigmask, NULL);
820 raise_exception_err(trap, env->error_code);
821}
822#endif
823
e4533c7a
FB		 824int cpu_signal_handler(int host_signum, struct siginfo *info,
825 void *puc)
9de5e440 826{
9de5e440
FB		 827 struct ucontext *uc = puc;
828 unsigned long pc;
bf3e8bf1 829 int trapno;
97eb5b14 830
d691f669
FB		 831#ifndef REG_EIP
832/* for glibc 2.1 */
fd6ce8f6
FB		 833#define REG_EIP EIP
834#define REG_ERR ERR
835#define REG_TRAPNO TRAPNO
d691f669 836#endif
fc2b4c48 837 pc = uc->uc_mcontext.gregs[REG_EIP];
bf3e8bf1
FB		 838 trapno = uc->uc_mcontext.gregs[REG_TRAPNO];
839#if defined(TARGET_I386) && defined(USE_CODE_COPY)
840 if (trapno == 0x00 || trapno == 0x05) {
841 /* send division by zero or bound exception */
842 cpu_send_trap(pc, trapno, uc);
843 return 1;
844 } else
845#endif
846 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
847 trapno == 0xe ?
848 (uc->uc_mcontext.gregs[REG_ERR] >> 1) & 1 : 0,
849 &uc->uc_sigmask, puc);
2b413144
FB		 850}
851
bc51c5c9
FB		 852#elif defined(__x86_64__)
853
854int cpu_signal_handler(int host_signum, struct siginfo *info,
855 void *puc)
856{
857 struct ucontext *uc = puc;
858 unsigned long pc;
859
860 pc = uc->uc_mcontext.gregs[REG_RIP];
861 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
862 uc->uc_mcontext.gregs[REG_TRAPNO] == 0xe ?
863 (uc->uc_mcontext.gregs[REG_ERR] >> 1) & 1 : 0,
864 &uc->uc_sigmask, puc);
865}
866
83fb7adf 867#elif defined(__powerpc__)
2b413144 868
83fb7adf
FB		 869/***********************************************************************
870 * signal context platform-specific definitions
871 * From Wine
872 */
873#ifdef linux
874/* All Registers access - only for local access */
875# define REG_sig(reg_name, context) ((context)->uc_mcontext.regs->reg_name)
876/* Gpr Registers access */
877# define GPR_sig(reg_num, context) REG_sig(gpr[reg_num], context)
878# define IAR_sig(context) REG_sig(nip, context) /* Program counter */
879# define MSR_sig(context) REG_sig(msr, context) /* Machine State Register (Supervisor) */
880# define CTR_sig(context) REG_sig(ctr, context) /* Count register */
881# define XER_sig(context) REG_sig(xer, context) /* User's integer exception register */
882# define LR_sig(context) REG_sig(link, context) /* Link register */
883# define CR_sig(context) REG_sig(ccr, context) /* Condition register */
884/* Float Registers access */
885# define FLOAT_sig(reg_num, context) (((double*)((char*)((context)->uc_mcontext.regs+48*4)))[reg_num])
886# define FPSCR_sig(context) (*(int*)((char*)((context)->uc_mcontext.regs+(48+32*2)*4)))
887/* Exception Registers access */
888# define DAR_sig(context) REG_sig(dar, context)
889# define DSISR_sig(context) REG_sig(dsisr, context)
890# define TRAP_sig(context) REG_sig(trap, context)
891#endif /* linux */
892
893#ifdef __APPLE__
894# include <sys/ucontext.h>
895typedef struct ucontext SIGCONTEXT;
896/* All Registers access - only for local access */
897# define REG_sig(reg_name, context) ((context)->uc_mcontext->ss.reg_name)
898# define FLOATREG_sig(reg_name, context) ((context)->uc_mcontext->fs.reg_name)
899# define EXCEPREG_sig(reg_name, context) ((context)->uc_mcontext->es.reg_name)
900# define VECREG_sig(reg_name, context) ((context)->uc_mcontext->vs.reg_name)
901/* Gpr Registers access */
902# define GPR_sig(reg_num, context) REG_sig(r##reg_num, context)
903# define IAR_sig(context) REG_sig(srr0, context) /* Program counter */
904# define MSR_sig(context) REG_sig(srr1, context) /* Machine State Register (Supervisor) */
905# define CTR_sig(context) REG_sig(ctr, context)
906# define XER_sig(context) REG_sig(xer, context) /* Link register */
907# define LR_sig(context) REG_sig(lr, context) /* User's integer exception register */
908# define CR_sig(context) REG_sig(cr, context) /* Condition register */
909/* Float Registers access */
910# define FLOAT_sig(reg_num, context) FLOATREG_sig(fpregs[reg_num], context)
911# define FPSCR_sig(context) ((double)FLOATREG_sig(fpscr, context))
912/* Exception Registers access */
913# define DAR_sig(context) EXCEPREG_sig(dar, context) /* Fault registers for coredump */
914# define DSISR_sig(context) EXCEPREG_sig(dsisr, context)
915# define TRAP_sig(context) EXCEPREG_sig(exception, context) /* number of powerpc exception taken */
916#endif /* __APPLE__ */
917
d1d9f421 918int cpu_signal_handler(int host_signum, struct siginfo *info,
e4533c7a 919 void *puc)
2b413144 920{
25eb4484 921 struct ucontext *uc = puc;
25eb4484 922 unsigned long pc;
25eb4484
FB		 923 int is_write;
924
83fb7adf 925 pc = IAR_sig(uc);
25eb4484
FB		 926 is_write = 0;
927#if 0
928 /* ppc 4xx case */
83fb7adf 929 if (DSISR_sig(uc) & 0x00800000)
25eb4484
FB		 930 is_write = 1;
931#else
83fb7adf 932 if (TRAP_sig(uc) != 0x400 && (DSISR_sig(uc) & 0x02000000))
25eb4484
FB		 933 is_write = 1;
934#endif
935 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
bf3e8bf1 936 is_write, &uc->uc_sigmask, puc);
2b413144
FB		 937}
938
2f87c607
FB		 939#elif defined(__alpha__)
940
e4533c7a 941int cpu_signal_handler(int host_signum, struct siginfo *info,
2f87c607
FB		 942 void *puc)
943{
944 struct ucontext *uc = puc;
945 uint32_t *pc = uc->uc_mcontext.sc_pc;
946 uint32_t insn = *pc;
947 int is_write = 0;
948
8c6939c0 949 /* XXX: need kernel patch to get write flag faster */
2f87c607
FB		 950 switch (insn >> 26) {
951 case 0x0d: // stw
952 case 0x0e: // stb
953 case 0x0f: // stq_u
954 case 0x24: // stf
955 case 0x25: // stg
956 case 0x26: // sts
957 case 0x27: // stt
958 case 0x2c: // stl
959 case 0x2d: // stq
960 case 0x2e: // stl_c
961 case 0x2f: // stq_c
962 is_write = 1;
963 }
964
965 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
bf3e8bf1 966 is_write, &uc->uc_sigmask, puc);
2f87c607 967}
8c6939c0
FB		 968#elif defined(__sparc__)
969
e4533c7a
FB		 970int cpu_signal_handler(int host_signum, struct siginfo *info,
971 void *puc)
8c6939c0
FB		 972{
973 uint32_t *regs = (uint32_t *)(info + 1);
974 void *sigmask = (regs + 20);
975 unsigned long pc;
976 int is_write;
977 uint32_t insn;
978
979 /* XXX: is there a standard glibc define ? */
980 pc = regs[1];
981 /* XXX: need kernel patch to get write flag faster */
982 is_write = 0;
983 insn = *(uint32_t *)pc;
984 if ((insn >> 30) == 3) {
985 switch((insn >> 19) & 0x3f) {
986 case 0x05: // stb
987 case 0x06: // sth
988 case 0x04: // st
989 case 0x07: // std
990 case 0x24: // stf
991 case 0x27: // stdf
992 case 0x25: // stfsr
993 is_write = 1;
994 break;
995 }
996 }
997 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
bf3e8bf1 998 is_write, sigmask, NULL);
8c6939c0
FB		 999}
1000
1001#elif defined(__arm__)
1002
e4533c7a
FB		 1003int cpu_signal_handler(int host_signum, struct siginfo *info,
1004 void *puc)
8c6939c0
FB		 1005{
1006 struct ucontext *uc = puc;
1007 unsigned long pc;
1008 int is_write;
1009
1010 pc = uc->uc_mcontext.gregs[R15];
1011 /* XXX: compute is_write */
1012 is_write = 0;
1013 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
1014 is_write,
1015 &uc->uc_sigmask);
1016}
1017
38e584a0
FB		 1018#elif defined(__mc68000)
1019
1020int cpu_signal_handler(int host_signum, struct siginfo *info,
1021 void *puc)
1022{
1023 struct ucontext *uc = puc;
1024 unsigned long pc;
1025 int is_write;
1026
1027 pc = uc->uc_mcontext.gregs[16];
1028 /* XXX: compute is_write */
1029 is_write = 0;
1030 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
1031 is_write,
bf3e8bf1 1032 &uc->uc_sigmask, puc);
38e584a0
FB		 1033}
1034
9de5e440 1035#else
2b413144 1036
3fb2ded1 1037#error host CPU specific signal handler needed
2b413144 1038
9de5e440 1039#endif
67b915a5
FB		 1040
1041#endif /* !defined(CONFIG_SOFTMMU) */
QEMU mirror