]>
Commit | Line | Data |
---|---|---|
543be3d8 WH |
1 | /* SPDX-License-Identifier: GPL-2.0 */ |
2 | /* | |
3 | * Driver Header File for FPGA Device Feature List (DFL) Support | |
4 | * | |
5 | * Copyright (C) 2017-2018 Intel Corporation, Inc. | |
6 | * | |
7 | * Authors: | |
8 | * Kang Luwei <luwei.kang@intel.com> | |
9 | * Zhang Yi <yi.z.zhang@intel.com> | |
10 | * Wu Hao <hao.wu@intel.com> | |
11 | * Xiao Guangrong <guangrong.xiao@linux.intel.com> | |
12 | */ | |
13 | ||
14 | #ifndef __FPGA_DFL_H | |
15 | #define __FPGA_DFL_H | |
16 | ||
17 | #include <linux/bitfield.h> | |
b16c5147 | 18 | #include <linux/cdev.h> |
543be3d8 | 19 | #include <linux/delay.h> |
322b598b | 20 | #include <linux/eventfd.h> |
543be3d8 | 21 | #include <linux/fs.h> |
8d021039 | 22 | #include <linux/interrupt.h> |
543be3d8 WH |
23 | #include <linux/iopoll.h> |
24 | #include <linux/io-64-nonatomic-lo-hi.h> | |
9326eecd | 25 | #include <linux/mod_devicetable.h> |
543be3d8 WH |
26 | #include <linux/platform_device.h> |
27 | #include <linux/slab.h> | |
28 | #include <linux/uuid.h> | |
29 | #include <linux/fpga/fpga-region.h> | |
30 | ||
31 | /* maximum supported number of ports */ | |
32 | #define MAX_DFL_FPGA_PORT_NUM 4 | |
33 | /* plus one for fme device */ | |
34 | #define MAX_DFL_FEATURE_DEV_NUM (MAX_DFL_FPGA_PORT_NUM + 1) | |
35 | ||
15bbb300 WH |
36 | /* Reserved 0xfe for Header Group Register and 0xff for AFU */ |
37 | #define FEATURE_ID_FIU_HEADER 0xfe | |
543be3d8 WH |
38 | #define FEATURE_ID_AFU 0xff |
39 | ||
40 | #define FME_FEATURE_ID_HEADER FEATURE_ID_FIU_HEADER | |
41 | #define FME_FEATURE_ID_THERMAL_MGMT 0x1 | |
42 | #define FME_FEATURE_ID_POWER_MGMT 0x2 | |
43 | #define FME_FEATURE_ID_GLOBAL_IPERF 0x3 | |
44 | #define FME_FEATURE_ID_GLOBAL_ERR 0x4 | |
45 | #define FME_FEATURE_ID_PR_MGMT 0x5 | |
46 | #define FME_FEATURE_ID_HSSI 0x6 | |
47 | #define FME_FEATURE_ID_GLOBAL_DPERF 0x7 | |
48 | ||
49 | #define PORT_FEATURE_ID_HEADER FEATURE_ID_FIU_HEADER | |
50 | #define PORT_FEATURE_ID_AFU FEATURE_ID_AFU | |
51 | #define PORT_FEATURE_ID_ERROR 0x10 | |
52 | #define PORT_FEATURE_ID_UMSG 0x11 | |
53 | #define PORT_FEATURE_ID_UINT 0x12 | |
54 | #define PORT_FEATURE_ID_STP 0x13 | |
55 | ||
56 | /* | |
57 | * Device Feature Header Register Set | |
58 | * | |
59 | * For FIUs, they all have DFH + GUID + NEXT_AFU as common header registers. | |
60 | * For AFUs, they have DFH + GUID as common header registers. | |
61 | * For private features, they only have DFH register as common header. | |
62 | */ | |
63 | #define DFH 0x0 | |
64 | #define GUID_L 0x8 | |
65 | #define GUID_H 0x10 | |
66 | #define NEXT_AFU 0x18 | |
67 | ||
68 | #define DFH_SIZE 0x8 | |
69 | ||
70 | /* Device Feature Header Register Bitfield */ | |
71 | #define DFH_ID GENMASK_ULL(11, 0) /* Feature ID */ | |
72 | #define DFH_ID_FIU_FME 0 | |
73 | #define DFH_ID_FIU_PORT 1 | |
74 | #define DFH_REVISION GENMASK_ULL(15, 12) /* Feature revision */ | |
75 | #define DFH_NEXT_HDR_OFST GENMASK_ULL(39, 16) /* Offset to next DFH */ | |
76 | #define DFH_EOL BIT_ULL(40) /* End of list */ | |
77 | #define DFH_TYPE GENMASK_ULL(63, 60) /* Feature type */ | |
78 | #define DFH_TYPE_AFU 1 | |
79 | #define DFH_TYPE_PRIVATE 3 | |
80 | #define DFH_TYPE_FIU 4 | |
81 | ||
82 | /* Next AFU Register Bitfield */ | |
83 | #define NEXT_AFU_NEXT_DFH_OFST GENMASK_ULL(23, 0) /* Offset to next AFU */ | |
84 | ||
85 | /* FME Header Register Set */ | |
86 | #define FME_HDR_DFH DFH | |
87 | #define FME_HDR_GUID_L GUID_L | |
88 | #define FME_HDR_GUID_H GUID_H | |
89 | #define FME_HDR_NEXT_AFU NEXT_AFU | |
90 | #define FME_HDR_CAP 0x30 | |
91 | #define FME_HDR_PORT_OFST(n) (0x38 + ((n) * 0x8)) | |
92 | #define FME_HDR_BITSTREAM_ID 0x60 | |
93 | #define FME_HDR_BITSTREAM_MD 0x68 | |
94 | ||
95 | /* FME Fab Capability Register Bitfield */ | |
96 | #define FME_CAP_FABRIC_VERID GENMASK_ULL(7, 0) /* Fabric version ID */ | |
97 | #define FME_CAP_SOCKET_ID BIT_ULL(8) /* Socket ID */ | |
98 | #define FME_CAP_PCIE0_LINK_AVL BIT_ULL(12) /* PCIE0 Link */ | |
99 | #define FME_CAP_PCIE1_LINK_AVL BIT_ULL(13) /* PCIE1 Link */ | |
100 | #define FME_CAP_COHR_LINK_AVL BIT_ULL(14) /* Coherent Link */ | |
101 | #define FME_CAP_IOMMU_AVL BIT_ULL(16) /* IOMMU available */ | |
102 | #define FME_CAP_NUM_PORTS GENMASK_ULL(19, 17) /* Number of ports */ | |
103 | #define FME_CAP_ADDR_WIDTH GENMASK_ULL(29, 24) /* Address bus width */ | |
104 | #define FME_CAP_CACHE_SIZE GENMASK_ULL(43, 32) /* cache size in KB */ | |
105 | #define FME_CAP_CACHE_ASSOC GENMASK_ULL(47, 44) /* Associativity */ | |
106 | ||
107 | /* FME Port Offset Register Bitfield */ | |
108 | /* Offset to port device feature header */ | |
109 | #define FME_PORT_OFST_DFH_OFST GENMASK_ULL(23, 0) | |
110 | /* PCI Bar ID for this port */ | |
111 | #define FME_PORT_OFST_BAR_ID GENMASK_ULL(34, 32) | |
112 | /* AFU MMIO access permission. 1 - VF, 0 - PF. */ | |
113 | #define FME_PORT_OFST_ACC_CTRL BIT_ULL(55) | |
114 | #define FME_PORT_OFST_ACC_PF 0 | |
115 | #define FME_PORT_OFST_ACC_VF 1 | |
116 | #define FME_PORT_OFST_IMP BIT_ULL(60) | |
117 | ||
8d021039 XY |
118 | /* FME Error Capability Register */ |
119 | #define FME_ERROR_CAP 0x70 | |
120 | ||
121 | /* FME Error Capability Register Bitfield */ | |
122 | #define FME_ERROR_CAP_SUPP_INT BIT_ULL(0) /* Interrupt Support */ | |
123 | #define FME_ERROR_CAP_INT_VECT GENMASK_ULL(12, 1) /* Interrupt vector */ | |
124 | ||
543be3d8 WH |
125 | /* PORT Header Register Set */ |
126 | #define PORT_HDR_DFH DFH | |
127 | #define PORT_HDR_GUID_L GUID_L | |
128 | #define PORT_HDR_GUID_H GUID_H | |
129 | #define PORT_HDR_NEXT_AFU NEXT_AFU | |
130 | #define PORT_HDR_CAP 0x30 | |
131 | #define PORT_HDR_CTRL 0x38 | |
d2ad5ac1 | 132 | #define PORT_HDR_STS 0x40 |
f09991ad WH |
133 | #define PORT_HDR_USRCLK_CMD0 0x50 |
134 | #define PORT_HDR_USRCLK_CMD1 0x58 | |
135 | #define PORT_HDR_USRCLK_STS0 0x60 | |
136 | #define PORT_HDR_USRCLK_STS1 0x68 | |
543be3d8 WH |
137 | |
138 | /* Port Capability Register Bitfield */ | |
139 | #define PORT_CAP_PORT_NUM GENMASK_ULL(1, 0) /* ID of this port */ | |
140 | #define PORT_CAP_MMIO_SIZE GENMASK_ULL(23, 8) /* MMIO size in KB */ | |
141 | #define PORT_CAP_SUPP_INT_NUM GENMASK_ULL(35, 32) /* Interrupts num */ | |
142 | ||
143 | /* Port Control Register Bitfield */ | |
144 | #define PORT_CTRL_SFTRST BIT_ULL(0) /* Port soft reset */ | |
145 | /* Latency tolerance reporting. '1' >= 40us, '0' < 40us.*/ | |
146 | #define PORT_CTRL_LATENCY BIT_ULL(2) | |
147 | #define PORT_CTRL_SFTRST_ACK BIT_ULL(4) /* HW ack for reset */ | |
d2ad5ac1 WH |
148 | |
149 | /* Port Status Register Bitfield */ | |
150 | #define PORT_STS_AP2_EVT BIT_ULL(13) /* AP2 event detected */ | |
151 | #define PORT_STS_AP1_EVT BIT_ULL(12) /* AP1 event detected */ | |
152 | #define PORT_STS_PWR_STATE GENMASK_ULL(11, 8) /* AFU power states */ | |
153 | #define PORT_STS_PWR_STATE_NORM 0 | |
154 | #define PORT_STS_PWR_STATE_AP1 1 /* 50% throttling */ | |
155 | #define PORT_STS_PWR_STATE_AP2 2 /* 90% throttling */ | |
156 | #define PORT_STS_PWR_STATE_AP6 6 /* 100% throttling */ | |
157 | ||
8d021039 XY |
158 | /* Port Error Capability Register */ |
159 | #define PORT_ERROR_CAP 0x38 | |
160 | ||
161 | /* Port Error Capability Register Bitfield */ | |
162 | #define PORT_ERROR_CAP_SUPP_INT BIT_ULL(0) /* Interrupt Support */ | |
163 | #define PORT_ERROR_CAP_INT_VECT GENMASK_ULL(12, 1) /* Interrupt vector */ | |
164 | ||
165 | /* Port Uint Capability Register */ | |
166 | #define PORT_UINT_CAP 0x8 | |
167 | ||
168 | /* Port Uint Capability Register Bitfield */ | |
169 | #define PORT_UINT_CAP_INT_NUM GENMASK_ULL(11, 0) /* Interrupts num */ | |
170 | #define PORT_UINT_CAP_FST_VECT GENMASK_ULL(23, 12) /* First Vector */ | |
171 | ||
6e8fd6e4 WH |
172 | /** |
173 | * struct dfl_fpga_port_ops - port ops | |
174 | * | |
175 | * @name: name of this port ops, to match with port platform device. | |
176 | * @owner: pointer to the module which owns this port ops. | |
177 | * @node: node to link port ops to global list. | |
178 | * @get_id: get port id from hardware. | |
179 | * @enable_set: enable/disable the port. | |
180 | */ | |
181 | struct dfl_fpga_port_ops { | |
182 | const char *name; | |
183 | struct module *owner; | |
184 | struct list_head node; | |
185 | int (*get_id)(struct platform_device *pdev); | |
186 | int (*enable_set)(struct platform_device *pdev, bool enable); | |
187 | }; | |
188 | ||
189 | void dfl_fpga_port_ops_add(struct dfl_fpga_port_ops *ops); | |
190 | void dfl_fpga_port_ops_del(struct dfl_fpga_port_ops *ops); | |
191 | struct dfl_fpga_port_ops *dfl_fpga_port_ops_get(struct platform_device *pdev); | |
192 | void dfl_fpga_port_ops_put(struct dfl_fpga_port_ops *ops); | |
d06b004b | 193 | int dfl_fpga_check_port_id(struct platform_device *pdev, void *pport_id); |
543be3d8 | 194 | |
5b57d02a | 195 | /** |
15bbb300 | 196 | * struct dfl_feature_id - dfl private feature id |
5b57d02a | 197 | * |
15bbb300 | 198 | * @id: unique dfl private feature id. |
5b57d02a | 199 | */ |
15bbb300 | 200 | struct dfl_feature_id { |
8a5de2de | 201 | u16 id; |
15bbb300 WH |
202 | }; |
203 | ||
204 | /** | |
205 | * struct dfl_feature_driver - dfl private feature driver | |
206 | * | |
207 | * @id_table: id_table for dfl private features supported by this driver. | |
208 | * @ops: ops of this dfl private feature driver. | |
209 | */ | |
210 | struct dfl_feature_driver { | |
211 | const struct dfl_feature_id *id_table; | |
5b57d02a XG |
212 | const struct dfl_feature_ops *ops; |
213 | }; | |
214 | ||
8d021039 XY |
215 | /** |
216 | * struct dfl_feature_irq_ctx - dfl private feature interrupt context | |
217 | * | |
218 | * @irq: Linux IRQ number of this interrupt. | |
322b598b XY |
219 | * @trigger: eventfd context to signal when interrupt happens. |
220 | * @name: irq name needed when requesting irq. | |
8d021039 XY |
221 | */ |
222 | struct dfl_feature_irq_ctx { | |
223 | int irq; | |
322b598b XY |
224 | struct eventfd_ctx *trigger; |
225 | char *name; | |
8d021039 XY |
226 | }; |
227 | ||
543be3d8 WH |
228 | /** |
229 | * struct dfl_feature - sub feature of the feature devices | |
230 | * | |
322b598b | 231 | * @dev: ptr to pdev of the feature device which has the sub feature. |
543be3d8 WH |
232 | * @id: sub feature id. |
233 | * @resource_index: each sub feature has one mmio resource for its registers. | |
234 | * this index is used to find its mmio resource from the | |
580e3137 | 235 | * feature dev (platform device)'s resources. |
543be3d8 | 236 | * @ioaddr: mapped mmio resource address. |
8d021039 XY |
237 | * @irq_ctx: interrupt context list. |
238 | * @nr_irqs: number of interrupt contexts. | |
5b57d02a | 239 | * @ops: ops of this sub feature. |
9ba3a0aa | 240 | * @ddev: ptr to the dfl device of this sub feature. |
724142f8 | 241 | * @priv: priv data of this feature. |
543be3d8 WH |
242 | */ |
243 | struct dfl_feature { | |
322b598b | 244 | struct platform_device *dev; |
8a5de2de | 245 | u16 id; |
1604986c | 246 | u8 revision; |
543be3d8 WH |
247 | int resource_index; |
248 | void __iomem *ioaddr; | |
8d021039 XY |
249 | struct dfl_feature_irq_ctx *irq_ctx; |
250 | unsigned int nr_irqs; | |
5b57d02a | 251 | const struct dfl_feature_ops *ops; |
9ba3a0aa | 252 | struct dfl_device *ddev; |
724142f8 | 253 | void *priv; |
543be3d8 WH |
254 | }; |
255 | ||
69bb18dd WH |
256 | #define FEATURE_DEV_ID_UNUSED (-1) |
257 | ||
543be3d8 WH |
258 | /** |
259 | * struct dfl_feature_platform_data - platform data for feature devices | |
260 | * | |
261 | * @node: node to link feature devs to container device's port_dev_list. | |
262 | * @lock: mutex to protect platform data. | |
b16c5147 | 263 | * @cdev: cdev of feature dev. |
543be3d8 WH |
264 | * @dev: ptr to platform device linked with this platform data. |
265 | * @dfl_cdev: ptr to container device. | |
69bb18dd | 266 | * @id: id used for this feature device. |
543be3d8 | 267 | * @disable_count: count for port disable. |
b6862193 XY |
268 | * @excl_open: set on feature device exclusive open. |
269 | * @open_count: count for feature device open. | |
543be3d8 | 270 | * @num: number for sub features. |
5b57d02a | 271 | * @private: ptr to feature dev private data. |
543be3d8 WH |
272 | * @features: sub features of this feature dev. |
273 | */ | |
274 | struct dfl_feature_platform_data { | |
275 | struct list_head node; | |
276 | struct mutex lock; | |
b16c5147 | 277 | struct cdev cdev; |
543be3d8 WH |
278 | struct platform_device *dev; |
279 | struct dfl_fpga_cdev *dfl_cdev; | |
69bb18dd | 280 | int id; |
543be3d8 | 281 | unsigned int disable_count; |
b6862193 XY |
282 | bool excl_open; |
283 | int open_count; | |
5b57d02a | 284 | void *private; |
543be3d8 | 285 | int num; |
5a538815 | 286 | struct dfl_feature features[]; |
543be3d8 WH |
287 | }; |
288 | ||
5b57d02a | 289 | static inline |
b6862193 XY |
290 | int dfl_feature_dev_use_begin(struct dfl_feature_platform_data *pdata, |
291 | bool excl) | |
5b57d02a | 292 | { |
b6862193 | 293 | if (pdata->excl_open) |
5b57d02a XG |
294 | return -EBUSY; |
295 | ||
b6862193 XY |
296 | if (excl) { |
297 | if (pdata->open_count) | |
298 | return -EBUSY; | |
299 | ||
300 | pdata->excl_open = true; | |
301 | } | |
302 | pdata->open_count++; | |
303 | ||
5b57d02a XG |
304 | return 0; |
305 | } | |
306 | ||
307 | static inline | |
308 | void dfl_feature_dev_use_end(struct dfl_feature_platform_data *pdata) | |
309 | { | |
b6862193 XY |
310 | pdata->excl_open = false; |
311 | ||
312 | if (WARN_ON(pdata->open_count <= 0)) | |
313 | return; | |
314 | ||
315 | pdata->open_count--; | |
316 | } | |
317 | ||
318 | static inline | |
319 | int dfl_feature_dev_use_count(struct dfl_feature_platform_data *pdata) | |
320 | { | |
321 | return pdata->open_count; | |
5b57d02a XG |
322 | } |
323 | ||
324 | static inline | |
325 | void dfl_fpga_pdata_set_private(struct dfl_feature_platform_data *pdata, | |
326 | void *private) | |
327 | { | |
328 | pdata->private = private; | |
329 | } | |
330 | ||
331 | static inline | |
332 | void *dfl_fpga_pdata_get_private(struct dfl_feature_platform_data *pdata) | |
333 | { | |
334 | return pdata->private; | |
335 | } | |
336 | ||
337 | struct dfl_feature_ops { | |
338 | int (*init)(struct platform_device *pdev, struct dfl_feature *feature); | |
339 | void (*uinit)(struct platform_device *pdev, | |
340 | struct dfl_feature *feature); | |
341 | long (*ioctl)(struct platform_device *pdev, struct dfl_feature *feature, | |
342 | unsigned int cmd, unsigned long arg); | |
343 | }; | |
344 | ||
543be3d8 WH |
345 | #define DFL_FPGA_FEATURE_DEV_FME "dfl-fme" |
346 | #define DFL_FPGA_FEATURE_DEV_PORT "dfl-port" | |
347 | ||
5b57d02a XG |
348 | void dfl_fpga_dev_feature_uinit(struct platform_device *pdev); |
349 | int dfl_fpga_dev_feature_init(struct platform_device *pdev, | |
350 | struct dfl_feature_driver *feature_drvs); | |
351 | ||
b16c5147 WH |
352 | int dfl_fpga_dev_ops_register(struct platform_device *pdev, |
353 | const struct file_operations *fops, | |
354 | struct module *owner); | |
355 | void dfl_fpga_dev_ops_unregister(struct platform_device *pdev); | |
356 | ||
5b57d02a XG |
357 | static inline |
358 | struct platform_device *dfl_fpga_inode_to_feature_dev(struct inode *inode) | |
359 | { | |
360 | struct dfl_feature_platform_data *pdata; | |
361 | ||
362 | pdata = container_of(inode->i_cdev, struct dfl_feature_platform_data, | |
363 | cdev); | |
364 | return pdata->dev; | |
365 | } | |
366 | ||
543be3d8 WH |
367 | #define dfl_fpga_dev_for_each_feature(pdata, feature) \ |
368 | for ((feature) = (pdata)->features; \ | |
369 | (feature) < (pdata)->features + (pdata)->num; (feature)++) | |
370 | ||
371 | static inline | |
8a5de2de | 372 | struct dfl_feature *dfl_get_feature_by_id(struct device *dev, u16 id) |
543be3d8 WH |
373 | { |
374 | struct dfl_feature_platform_data *pdata = dev_get_platdata(dev); | |
375 | struct dfl_feature *feature; | |
376 | ||
377 | dfl_fpga_dev_for_each_feature(pdata, feature) | |
378 | if (feature->id == id) | |
379 | return feature; | |
380 | ||
381 | return NULL; | |
382 | } | |
383 | ||
384 | static inline | |
8a5de2de | 385 | void __iomem *dfl_get_feature_ioaddr_by_id(struct device *dev, u16 id) |
543be3d8 WH |
386 | { |
387 | struct dfl_feature *feature = dfl_get_feature_by_id(dev, id); | |
388 | ||
389 | if (feature && feature->ioaddr) | |
390 | return feature->ioaddr; | |
391 | ||
392 | WARN_ON(1); | |
393 | return NULL; | |
394 | } | |
395 | ||
8a5de2de | 396 | static inline bool is_dfl_feature_present(struct device *dev, u16 id) |
5b57d02a XG |
397 | { |
398 | return !!dfl_get_feature_ioaddr_by_id(dev, id); | |
399 | } | |
400 | ||
401 | static inline | |
402 | struct device *dfl_fpga_pdata_to_parent(struct dfl_feature_platform_data *pdata) | |
403 | { | |
404 | return pdata->dev->dev.parent->parent; | |
405 | } | |
406 | ||
543be3d8 WH |
407 | static inline bool dfl_feature_is_fme(void __iomem *base) |
408 | { | |
409 | u64 v = readq(base + DFH); | |
410 | ||
411 | return (FIELD_GET(DFH_TYPE, v) == DFH_TYPE_FIU) && | |
412 | (FIELD_GET(DFH_ID, v) == DFH_ID_FIU_FME); | |
413 | } | |
414 | ||
415 | static inline bool dfl_feature_is_port(void __iomem *base) | |
416 | { | |
417 | u64 v = readq(base + DFH); | |
418 | ||
419 | return (FIELD_GET(DFH_TYPE, v) == DFH_TYPE_FIU) && | |
420 | (FIELD_GET(DFH_ID, v) == DFH_ID_FIU_PORT); | |
421 | } | |
422 | ||
f09991ad WH |
423 | static inline u8 dfl_feature_revision(void __iomem *base) |
424 | { | |
425 | return (u8)FIELD_GET(DFH_REVISION, readq(base + DFH)); | |
426 | } | |
427 | ||
543be3d8 WH |
428 | /** |
429 | * struct dfl_fpga_enum_info - DFL FPGA enumeration information | |
430 | * | |
431 | * @dev: parent device. | |
432 | * @dfls: list of device feature lists. | |
8d021039 XY |
433 | * @nr_irqs: number of irqs for all feature devices. |
434 | * @irq_table: Linux IRQ numbers for all irqs, indexed by hw irq numbers. | |
543be3d8 WH |
435 | */ |
436 | struct dfl_fpga_enum_info { | |
437 | struct device *dev; | |
438 | struct list_head dfls; | |
8d021039 XY |
439 | unsigned int nr_irqs; |
440 | int *irq_table; | |
543be3d8 WH |
441 | }; |
442 | ||
443 | /** | |
444 | * struct dfl_fpga_enum_dfl - DFL FPGA enumeration device feature list info | |
445 | * | |
446 | * @start: base address of this device feature list. | |
447 | * @len: size of this device feature list. | |
543be3d8 WH |
448 | * @node: node in list of device feature lists. |
449 | */ | |
450 | struct dfl_fpga_enum_dfl { | |
451 | resource_size_t start; | |
452 | resource_size_t len; | |
543be3d8 WH |
453 | struct list_head node; |
454 | }; | |
455 | ||
456 | struct dfl_fpga_enum_info *dfl_fpga_enum_info_alloc(struct device *dev); | |
457 | int dfl_fpga_enum_info_add_dfl(struct dfl_fpga_enum_info *info, | |
89eb35e8 | 458 | resource_size_t start, resource_size_t len); |
8d021039 XY |
459 | int dfl_fpga_enum_info_add_irq(struct dfl_fpga_enum_info *info, |
460 | unsigned int nr_irqs, int *irq_table); | |
543be3d8 WH |
461 | void dfl_fpga_enum_info_free(struct dfl_fpga_enum_info *info); |
462 | ||
463 | /** | |
464 | * struct dfl_fpga_cdev - container device of DFL based FPGA | |
465 | * | |
466 | * @parent: parent device of this container device. | |
467 | * @region: base fpga region. | |
468 | * @fme_dev: FME feature device under this container device. | |
469 | * @lock: mutex lock to protect the port device list. | |
470 | * @port_dev_list: list of all port feature devices under this container device. | |
69bb18dd | 471 | * @released_port_num: released port number under this container device. |
543be3d8 WH |
472 | */ |
473 | struct dfl_fpga_cdev { | |
474 | struct device *parent; | |
475 | struct fpga_region *region; | |
476 | struct device *fme_dev; | |
477 | struct mutex lock; | |
478 | struct list_head port_dev_list; | |
69bb18dd | 479 | int released_port_num; |
543be3d8 WH |
480 | }; |
481 | ||
482 | struct dfl_fpga_cdev * | |
483 | dfl_fpga_feature_devs_enumerate(struct dfl_fpga_enum_info *info); | |
484 | void dfl_fpga_feature_devs_remove(struct dfl_fpga_cdev *cdev); | |
485 | ||
5d56e117 WH |
486 | /* |
487 | * need to drop the device reference with put_device() after use port platform | |
488 | * device returned by __dfl_fpga_cdev_find_port and dfl_fpga_cdev_find_port | |
489 | * functions. | |
490 | */ | |
491 | struct platform_device * | |
492 | __dfl_fpga_cdev_find_port(struct dfl_fpga_cdev *cdev, void *data, | |
493 | int (*match)(struct platform_device *, void *)); | |
494 | ||
495 | static inline struct platform_device * | |
496 | dfl_fpga_cdev_find_port(struct dfl_fpga_cdev *cdev, void *data, | |
497 | int (*match)(struct platform_device *, void *)) | |
498 | { | |
499 | struct platform_device *pdev; | |
500 | ||
501 | mutex_lock(&cdev->lock); | |
502 | pdev = __dfl_fpga_cdev_find_port(cdev, data, match); | |
503 | mutex_unlock(&cdev->lock); | |
504 | ||
505 | return pdev; | |
506 | } | |
69bb18dd WH |
507 | |
508 | int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *cdev, int port_id); | |
509 | int dfl_fpga_cdev_assign_port(struct dfl_fpga_cdev *cdev, int port_id); | |
bdd4f307 WH |
510 | void dfl_fpga_cdev_config_ports_pf(struct dfl_fpga_cdev *cdev); |
511 | int dfl_fpga_cdev_config_ports_vf(struct dfl_fpga_cdev *cdev, int num_vf); | |
322b598b XY |
512 | int dfl_fpga_set_irq_triggers(struct dfl_feature *feature, unsigned int start, |
513 | unsigned int count, int32_t *fds); | |
514 | long dfl_feature_ioctl_get_num_irqs(struct platform_device *pdev, | |
515 | struct dfl_feature *feature, | |
516 | unsigned long arg); | |
517 | long dfl_feature_ioctl_set_irq(struct platform_device *pdev, | |
518 | struct dfl_feature *feature, | |
519 | unsigned long arg); | |
520 | ||
543be3d8 | 521 | #endif /* __FPGA_DFL_H */ |