]>
Commit | Line | Data |
---|---|---|
d38ceaf9 AD |
1 | /* |
2 | * Copyright © 2007 David Airlie | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * David Airlie | |
25 | */ | |
26 | #include <linux/module.h> | |
27 | #include <linux/slab.h> | |
7c1fa1db | 28 | #include <linux/pm_runtime.h> |
d38ceaf9 AD |
29 | |
30 | #include <drm/drmP.h> | |
31 | #include <drm/drm_crtc.h> | |
32 | #include <drm/drm_crtc_helper.h> | |
33 | #include <drm/amdgpu_drm.h> | |
34 | #include "amdgpu.h" | |
fbd76d59 | 35 | #include "cikd.h" |
d38ceaf9 AD |
36 | |
37 | #include <drm/drm_fb_helper.h> | |
38 | ||
39 | #include <linux/vga_switcheroo.h> | |
40 | ||
41 | /* object hierarchy - | |
42 | this contains a helper + a amdgpu fb | |
43 | the helper contains a pointer to amdgpu framebuffer baseclass. | |
44 | */ | |
45 | struct amdgpu_fbdev { | |
46 | struct drm_fb_helper helper; | |
47 | struct amdgpu_framebuffer rfb; | |
d38ceaf9 AD |
48 | struct amdgpu_device *adev; |
49 | }; | |
50 | ||
7c1fa1db AD |
51 | static int |
52 | amdgpufb_open(struct fb_info *info, int user) | |
53 | { | |
54 | struct amdgpu_fbdev *rfbdev = info->par; | |
55 | struct amdgpu_device *adev = rfbdev->adev; | |
56 | int ret = pm_runtime_get_sync(adev->ddev->dev); | |
57 | if (ret < 0 && ret != -EACCES) { | |
58 | pm_runtime_mark_last_busy(adev->ddev->dev); | |
59 | pm_runtime_put_autosuspend(adev->ddev->dev); | |
60 | return ret; | |
61 | } | |
62 | return 0; | |
63 | } | |
64 | ||
65 | static int | |
66 | amdgpufb_release(struct fb_info *info, int user) | |
67 | { | |
68 | struct amdgpu_fbdev *rfbdev = info->par; | |
69 | struct amdgpu_device *adev = rfbdev->adev; | |
70 | ||
71 | pm_runtime_mark_last_busy(adev->ddev->dev); | |
72 | pm_runtime_put_autosuspend(adev->ddev->dev); | |
73 | return 0; | |
74 | } | |
75 | ||
d38ceaf9 AD |
76 | static struct fb_ops amdgpufb_ops = { |
77 | .owner = THIS_MODULE, | |
ea4ffffe | 78 | DRM_FB_HELPER_DEFAULT_OPS, |
7c1fa1db AD |
79 | .fb_open = amdgpufb_open, |
80 | .fb_release = amdgpufb_release, | |
2dbaf392 AT |
81 | .fb_fillrect = drm_fb_helper_cfb_fillrect, |
82 | .fb_copyarea = drm_fb_helper_cfb_copyarea, | |
83 | .fb_imageblit = drm_fb_helper_cfb_imageblit, | |
d38ceaf9 AD |
84 | }; |
85 | ||
86 | ||
8e911ab7 | 87 | int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int cpp, bool tiled) |
d38ceaf9 AD |
88 | { |
89 | int aligned = width; | |
90 | int pitch_mask = 0; | |
91 | ||
8e911ab7 | 92 | switch (cpp) { |
d38ceaf9 AD |
93 | case 1: |
94 | pitch_mask = 255; | |
95 | break; | |
96 | case 2: | |
97 | pitch_mask = 127; | |
98 | break; | |
99 | case 3: | |
100 | case 4: | |
101 | pitch_mask = 63; | |
102 | break; | |
103 | } | |
104 | ||
105 | aligned += pitch_mask; | |
106 | aligned &= ~pitch_mask; | |
8e911ab7 | 107 | return aligned * cpp; |
d38ceaf9 AD |
108 | } |
109 | ||
110 | static void amdgpufb_destroy_pinned_object(struct drm_gem_object *gobj) | |
111 | { | |
765e7fbf | 112 | struct amdgpu_bo *abo = gem_to_amdgpu_bo(gobj); |
d38ceaf9 AD |
113 | int ret; |
114 | ||
765e7fbf | 115 | ret = amdgpu_bo_reserve(abo, false); |
d38ceaf9 | 116 | if (likely(ret == 0)) { |
765e7fbf CK |
117 | amdgpu_bo_kunmap(abo); |
118 | amdgpu_bo_unpin(abo); | |
119 | amdgpu_bo_unreserve(abo); | |
d38ceaf9 AD |
120 | } |
121 | drm_gem_object_unreference_unlocked(gobj); | |
122 | } | |
123 | ||
124 | static int amdgpufb_create_pinned_object(struct amdgpu_fbdev *rfbdev, | |
125 | struct drm_mode_fb_cmd2 *mode_cmd, | |
126 | struct drm_gem_object **gobj_p) | |
127 | { | |
128 | struct amdgpu_device *adev = rfbdev->adev; | |
129 | struct drm_gem_object *gobj = NULL; | |
765e7fbf | 130 | struct amdgpu_bo *abo = NULL; |
d38ceaf9 AD |
131 | bool fb_tiled = false; /* useful for testing */ |
132 | u32 tiling_flags = 0; | |
133 | int ret; | |
134 | int aligned_size, size; | |
135 | int height = mode_cmd->height; | |
8e911ab7 | 136 | u32 cpp; |
d38ceaf9 | 137 | |
8e911ab7 | 138 | cpp = drm_format_plane_cpp(mode_cmd->pixel_format, 0); |
d38ceaf9 AD |
139 | |
140 | /* need to align pitch with crtc limits */ | |
8e911ab7 LP |
141 | mode_cmd->pitches[0] = amdgpu_align_pitch(adev, mode_cmd->width, cpp, |
142 | fb_tiled); | |
d38ceaf9 AD |
143 | |
144 | height = ALIGN(mode_cmd->height, 8); | |
145 | size = mode_cmd->pitches[0] * height; | |
146 | aligned_size = ALIGN(size, PAGE_SIZE); | |
147 | ret = amdgpu_gem_object_create(adev, aligned_size, 0, | |
148 | AMDGPU_GEM_DOMAIN_VRAM, | |
03f48dd5 CK |
149 | AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED | |
150 | AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS, | |
857d913d | 151 | true, &gobj); |
d38ceaf9 AD |
152 | if (ret) { |
153 | printk(KERN_ERR "failed to allocate framebuffer (%d)\n", | |
154 | aligned_size); | |
155 | return -ENOMEM; | |
156 | } | |
765e7fbf | 157 | abo = gem_to_amdgpu_bo(gobj); |
d38ceaf9 AD |
158 | |
159 | if (fb_tiled) | |
fbd76d59 | 160 | tiling_flags = AMDGPU_TILING_SET(ARRAY_MODE, GRPH_ARRAY_2D_TILED_THIN1); |
d38ceaf9 | 161 | |
765e7fbf | 162 | ret = amdgpu_bo_reserve(abo, false); |
d38ceaf9 AD |
163 | if (unlikely(ret != 0)) |
164 | goto out_unref; | |
165 | ||
166 | if (tiling_flags) { | |
765e7fbf | 167 | ret = amdgpu_bo_set_tiling_flags(abo, |
63ab1c2b | 168 | tiling_flags); |
d38ceaf9 AD |
169 | if (ret) |
170 | dev_err(adev->dev, "FB failed to set tiling flags\n"); | |
171 | } | |
172 | ||
173 | ||
7fe28576 | 174 | ret = amdgpu_bo_pin(abo, AMDGPU_GEM_DOMAIN_VRAM, NULL); |
d38ceaf9 | 175 | if (ret) { |
765e7fbf | 176 | amdgpu_bo_unreserve(abo); |
d38ceaf9 AD |
177 | goto out_unref; |
178 | } | |
765e7fbf CK |
179 | ret = amdgpu_bo_kmap(abo, NULL); |
180 | amdgpu_bo_unreserve(abo); | |
d38ceaf9 AD |
181 | if (ret) { |
182 | goto out_unref; | |
183 | } | |
184 | ||
185 | *gobj_p = gobj; | |
186 | return 0; | |
187 | out_unref: | |
188 | amdgpufb_destroy_pinned_object(gobj); | |
189 | *gobj_p = NULL; | |
190 | return ret; | |
191 | } | |
192 | ||
193 | static int amdgpufb_create(struct drm_fb_helper *helper, | |
194 | struct drm_fb_helper_surface_size *sizes) | |
195 | { | |
196 | struct amdgpu_fbdev *rfbdev = (struct amdgpu_fbdev *)helper; | |
197 | struct amdgpu_device *adev = rfbdev->adev; | |
198 | struct fb_info *info; | |
199 | struct drm_framebuffer *fb = NULL; | |
200 | struct drm_mode_fb_cmd2 mode_cmd; | |
201 | struct drm_gem_object *gobj = NULL; | |
765e7fbf | 202 | struct amdgpu_bo *abo = NULL; |
d38ceaf9 AD |
203 | int ret; |
204 | unsigned long tmp; | |
205 | ||
206 | mode_cmd.width = sizes->surface_width; | |
207 | mode_cmd.height = sizes->surface_height; | |
208 | ||
209 | if (sizes->surface_bpp == 24) | |
210 | sizes->surface_bpp = 32; | |
211 | ||
212 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp, | |
213 | sizes->surface_depth); | |
214 | ||
215 | ret = amdgpufb_create_pinned_object(rfbdev, &mode_cmd, &gobj); | |
216 | if (ret) { | |
217 | DRM_ERROR("failed to create fbcon object %d\n", ret); | |
218 | return ret; | |
219 | } | |
220 | ||
765e7fbf | 221 | abo = gem_to_amdgpu_bo(gobj); |
d38ceaf9 AD |
222 | |
223 | /* okay we have an object now allocate the framebuffer */ | |
2dbaf392 AT |
224 | info = drm_fb_helper_alloc_fbi(helper); |
225 | if (IS_ERR(info)) { | |
226 | ret = PTR_ERR(info); | |
da7bdda2 | 227 | goto out; |
d38ceaf9 AD |
228 | } |
229 | ||
230 | info->par = rfbdev; | |
df7989fe | 231 | info->skip_vt_switch = true; |
d38ceaf9 AD |
232 | |
233 | ret = amdgpu_framebuffer_init(adev->ddev, &rfbdev->rfb, &mode_cmd, gobj); | |
234 | if (ret) { | |
235 | DRM_ERROR("failed to initialize framebuffer %d\n", ret); | |
da7bdda2 | 236 | goto out; |
d38ceaf9 AD |
237 | } |
238 | ||
239 | fb = &rfbdev->rfb.base; | |
240 | ||
241 | /* setup helper */ | |
242 | rfbdev->helper.fb = fb; | |
d38ceaf9 | 243 | |
765e7fbf | 244 | memset_io(abo->kptr, 0x0, amdgpu_bo_size(abo)); |
d38ceaf9 AD |
245 | |
246 | strcpy(info->fix.id, "amdgpudrmfb"); | |
247 | ||
b00c600e | 248 | drm_fb_helper_fill_fix(info, fb->pitches[0], fb->format->depth); |
d38ceaf9 AD |
249 | |
250 | info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT; | |
251 | info->fbops = &amdgpufb_ops; | |
252 | ||
765e7fbf | 253 | tmp = amdgpu_bo_gpu_offset(abo) - adev->mc.vram_start; |
d38ceaf9 | 254 | info->fix.smem_start = adev->mc.aper_base + tmp; |
765e7fbf CK |
255 | info->fix.smem_len = amdgpu_bo_size(abo); |
256 | info->screen_base = abo->kptr; | |
257 | info->screen_size = amdgpu_bo_size(abo); | |
d38ceaf9 AD |
258 | |
259 | drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height); | |
260 | ||
261 | /* setup aperture base/size for vesafb takeover */ | |
d38ceaf9 AD |
262 | info->apertures->ranges[0].base = adev->ddev->mode_config.fb_base; |
263 | info->apertures->ranges[0].size = adev->mc.aper_size; | |
264 | ||
265 | /* Use default scratch pixmap (info->pixmap.flags = FB_PIXMAP_SYSTEM) */ | |
266 | ||
267 | if (info->screen_base == NULL) { | |
268 | ret = -ENOSPC; | |
da7bdda2 | 269 | goto out; |
d38ceaf9 AD |
270 | } |
271 | ||
272 | DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start); | |
273 | DRM_INFO("vram apper at 0x%lX\n", (unsigned long)adev->mc.aper_base); | |
765e7fbf | 274 | DRM_INFO("size %lu\n", (unsigned long)amdgpu_bo_size(abo)); |
b00c600e | 275 | DRM_INFO("fb depth is %d\n", fb->format->depth); |
d38ceaf9 AD |
276 | DRM_INFO(" pitch is %d\n", fb->pitches[0]); |
277 | ||
278 | vga_switcheroo_client_fb_set(adev->ddev->pdev, info); | |
279 | return 0; | |
280 | ||
da7bdda2 | 281 | out: |
765e7fbf | 282 | if (abo) { |
d38ceaf9 AD |
283 | |
284 | } | |
285 | if (fb && ret) { | |
a9906fde | 286 | drm_gem_object_unreference_unlocked(gobj); |
d38ceaf9 AD |
287 | drm_framebuffer_unregister_private(fb); |
288 | drm_framebuffer_cleanup(fb); | |
289 | kfree(fb); | |
290 | } | |
291 | return ret; | |
292 | } | |
293 | ||
294 | void amdgpu_fb_output_poll_changed(struct amdgpu_device *adev) | |
295 | { | |
296 | if (adev->mode_info.rfbdev) | |
297 | drm_fb_helper_hotplug_event(&adev->mode_info.rfbdev->helper); | |
298 | } | |
299 | ||
300 | static int amdgpu_fbdev_destroy(struct drm_device *dev, struct amdgpu_fbdev *rfbdev) | |
301 | { | |
d38ceaf9 AD |
302 | struct amdgpu_framebuffer *rfb = &rfbdev->rfb; |
303 | ||
2dbaf392 | 304 | drm_fb_helper_unregister_fbi(&rfbdev->helper); |
d38ceaf9 AD |
305 | |
306 | if (rfb->obj) { | |
307 | amdgpufb_destroy_pinned_object(rfb->obj); | |
308 | rfb->obj = NULL; | |
309 | } | |
310 | drm_fb_helper_fini(&rfbdev->helper); | |
311 | drm_framebuffer_unregister_private(&rfb->base); | |
312 | drm_framebuffer_cleanup(&rfb->base); | |
313 | ||
314 | return 0; | |
315 | } | |
316 | ||
317 | /** Sets the color ramps on behalf of fbcon */ | |
318 | static void amdgpu_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green, | |
319 | u16 blue, int regno) | |
320 | { | |
321 | struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); | |
322 | ||
323 | amdgpu_crtc->lut_r[regno] = red >> 6; | |
324 | amdgpu_crtc->lut_g[regno] = green >> 6; | |
325 | amdgpu_crtc->lut_b[regno] = blue >> 6; | |
326 | } | |
327 | ||
328 | /** Gets the color ramps on behalf of fbcon */ | |
329 | static void amdgpu_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green, | |
330 | u16 *blue, int regno) | |
331 | { | |
332 | struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); | |
333 | ||
334 | *red = amdgpu_crtc->lut_r[regno] << 6; | |
335 | *green = amdgpu_crtc->lut_g[regno] << 6; | |
336 | *blue = amdgpu_crtc->lut_b[regno] << 6; | |
337 | } | |
338 | ||
339 | static const struct drm_fb_helper_funcs amdgpu_fb_helper_funcs = { | |
340 | .gamma_set = amdgpu_crtc_fb_gamma_set, | |
341 | .gamma_get = amdgpu_crtc_fb_gamma_get, | |
342 | .fb_probe = amdgpufb_create, | |
343 | }; | |
344 | ||
345 | int amdgpu_fbdev_init(struct amdgpu_device *adev) | |
346 | { | |
347 | struct amdgpu_fbdev *rfbdev; | |
348 | int bpp_sel = 32; | |
349 | int ret; | |
350 | ||
351 | /* don't init fbdev on hw without DCE */ | |
352 | if (!adev->mode_info.mode_config_initialized) | |
353 | return 0; | |
354 | ||
f49d45c9 AD |
355 | /* don't init fbdev if there are no connectors */ |
356 | if (list_empty(&adev->ddev->mode_config.connector_list)) | |
357 | return 0; | |
358 | ||
d38ceaf9 AD |
359 | /* select 8 bpp console on low vram cards */ |
360 | if (adev->mc.real_vram_size <= (32*1024*1024)) | |
361 | bpp_sel = 8; | |
362 | ||
363 | rfbdev = kzalloc(sizeof(struct amdgpu_fbdev), GFP_KERNEL); | |
364 | if (!rfbdev) | |
365 | return -ENOMEM; | |
366 | ||
367 | rfbdev->adev = adev; | |
368 | adev->mode_info.rfbdev = rfbdev; | |
369 | ||
370 | drm_fb_helper_prepare(adev->ddev, &rfbdev->helper, | |
371 | &amdgpu_fb_helper_funcs); | |
372 | ||
373 | ret = drm_fb_helper_init(adev->ddev, &rfbdev->helper, | |
d38ceaf9 AD |
374 | AMDGPUFB_CONN_LIMIT); |
375 | if (ret) { | |
376 | kfree(rfbdev); | |
377 | return ret; | |
378 | } | |
379 | ||
380 | drm_fb_helper_single_add_all_connectors(&rfbdev->helper); | |
381 | ||
382 | /* disable all the possible outputs/crtcs before entering KMS mode */ | |
383 | drm_helper_disable_unused_functions(adev->ddev); | |
384 | ||
385 | drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel); | |
386 | return 0; | |
387 | } | |
388 | ||
389 | void amdgpu_fbdev_fini(struct amdgpu_device *adev) | |
390 | { | |
391 | if (!adev->mode_info.rfbdev) | |
392 | return; | |
393 | ||
394 | amdgpu_fbdev_destroy(adev->ddev, adev->mode_info.rfbdev); | |
395 | kfree(adev->mode_info.rfbdev); | |
396 | adev->mode_info.rfbdev = NULL; | |
397 | } | |
398 | ||
399 | void amdgpu_fbdev_set_suspend(struct amdgpu_device *adev, int state) | |
400 | { | |
401 | if (adev->mode_info.rfbdev) | |
2dbaf392 AT |
402 | drm_fb_helper_set_suspend(&adev->mode_info.rfbdev->helper, |
403 | state); | |
d38ceaf9 AD |
404 | } |
405 | ||
406 | int amdgpu_fbdev_total_size(struct amdgpu_device *adev) | |
407 | { | |
408 | struct amdgpu_bo *robj; | |
409 | int size = 0; | |
410 | ||
411 | if (!adev->mode_info.rfbdev) | |
412 | return 0; | |
413 | ||
414 | robj = gem_to_amdgpu_bo(adev->mode_info.rfbdev->rfb.obj); | |
415 | size += amdgpu_bo_size(robj); | |
416 | return size; | |
417 | } | |
418 | ||
419 | bool amdgpu_fbdev_robj_is_fb(struct amdgpu_device *adev, struct amdgpu_bo *robj) | |
420 | { | |
421 | if (!adev->mode_info.rfbdev) | |
422 | return false; | |
423 | if (robj == gem_to_amdgpu_bo(adev->mode_info.rfbdev->rfb.obj)) | |
424 | return true; | |
425 | return false; | |
426 | } | |
8b7530b1 AD |
427 | |
428 | void amdgpu_fbdev_restore_mode(struct amdgpu_device *adev) | |
429 | { | |
430 | struct amdgpu_fbdev *afbdev = adev->mode_info.rfbdev; | |
431 | struct drm_fb_helper *fb_helper; | |
432 | int ret; | |
433 | ||
434 | if (!afbdev) | |
435 | return; | |
436 | ||
437 | fb_helper = &afbdev->helper; | |
438 | ||
439 | ret = drm_fb_helper_restore_fbdev_mode_unlocked(fb_helper); | |
440 | if (ret) | |
441 | DRM_DEBUG("failed to restore crtc mode\n"); | |
442 | } |