]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/amd/powerplay: select samu dpm 0 as boot level on polaris.
[mirror_ubuntu-zesty-kernel.git] / drivers / gpu / drm / amd / powerplay / hwmgr / polaris10_hwmgr.c
CommitLineData
a23eefa2
RZ		 1/*
2 * Copyright 2015 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/module.h>
24#include <linux/slab.h>
25#include <linux/fb.h>
ae17c999 26#include <asm/div64.h>
a23eefa2
RZ		 27#include "linux/delay.h"
28#include "pp_acpi.h"
29#include "hwmgr.h"
2cc0c0b5
FC		 30#include "polaris10_hwmgr.h"
31#include "polaris10_powertune.h"
32#include "polaris10_dyn_defaults.h"
33#include "polaris10_smumgr.h"
a23eefa2
RZ		 34#include "pp_debug.h"
35#include "ppatomctrl.h"
36#include "atombios.h"
37#include "tonga_pptable.h"
38#include "pppcielanes.h"
39#include "amd_pcie_helpers.h"
40#include "hardwaremanager.h"
41#include "tonga_processpptables.h"
42#include "cgs_common.h"
43#include "smu74.h"
44#include "smu_ucode_xfer_vi.h"
45#include "smu74_discrete.h"
46#include "smu/smu_7_1_3_d.h"
47#include "smu/smu_7_1_3_sh_mask.h"
48#include "gmc/gmc_8_1_d.h"
49#include "gmc/gmc_8_1_sh_mask.h"
50#include "oss/oss_3_0_d.h"
51#include "gca/gfx_8_0_d.h"
52#include "bif/bif_5_0_d.h"
53#include "bif/bif_5_0_sh_mask.h"
54#include "gmc/gmc_8_1_d.h"
55#include "gmc/gmc_8_1_sh_mask.h"
56#include "bif/bif_5_0_d.h"
57#include "bif/bif_5_0_sh_mask.h"
58#include "dce/dce_10_0_d.h"
59#include "dce/dce_10_0_sh_mask.h"
60
2cc0c0b5
FC		 61#include "polaris10_thermal.h"
62#include "polaris10_clockpowergating.h"
eede5262 63
a23eefa2
RZ		 64#define MC_CG_ARB_FREQ_F0 0x0a
65#define MC_CG_ARB_FREQ_F1 0x0b
66#define MC_CG_ARB_FREQ_F2 0x0c
67#define MC_CG_ARB_FREQ_F3 0x0d
68
69#define MC_CG_SEQ_DRAMCONF_S0 0x05
70#define MC_CG_SEQ_DRAMCONF_S1 0x06
71#define MC_CG_SEQ_YCLK_SUSPEND 0x04
72#define MC_CG_SEQ_YCLK_RESUME 0x0a
73
74
75#define SMC_RAM_END 0x40000
76
77#define SMC_CG_IND_START 0xc0030000
78#define SMC_CG_IND_END 0xc0040000
79
80#define VOLTAGE_SCALE 4
81#define VOLTAGE_VID_OFFSET_SCALE1 625
82#define VOLTAGE_VID_OFFSET_SCALE2 100
83
84#define VDDC_VDDCI_DELTA 200
85
86#define MEM_FREQ_LOW_LATENCY 25000
87#define MEM_FREQ_HIGH_LATENCY 80000
88
89#define MEM_LATENCY_HIGH 45
90#define MEM_LATENCY_LOW 35
91#define MEM_LATENCY_ERR 0xFFFF
92
93#define MC_SEQ_MISC0_GDDR5_SHIFT 28
94#define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000
95#define MC_SEQ_MISC0_GDDR5_VALUE 5
96
97
98#define PCIE_BUS_CLK 10000
99#define TCLK (PCIE_BUS_CLK / 10)
100
101
909a0631
NW		 102static const uint16_t polaris10_clock_stretcher_lookup_table[2][4] =
103{ {600, 1050, 3, 0}, {600, 1050, 6, 1} };
a23eefa2
RZ		 104
105/* [FF, SS] type, [] 4 voltage ranges, and [Floor Freq, Boundary Freq, VID min , VID max] */
909a0631
NW		 106static const uint32_t polaris10_clock_stretcher_ddt_table[2][4][4] =
107{ { {265, 529, 120, 128}, {325, 650, 96, 119}, {430, 860, 32, 95}, {0, 0, 0, 31} },
108 { {275, 550, 104, 112}, {319, 638, 96, 103}, {360, 720, 64, 95}, {384, 768, 32, 63} } };
a23eefa2
RZ		 109
110/* [Use_For_Low_freq] value, [0%, 5%, 10%, 7.14%, 14.28%, 20%] (coming from PWR_CKS_CNTL.stretch_amount reg spec) */
909a0631
NW		 111static const uint8_t polaris10_clock_stretch_amount_conversion[2][6] =
112{ {0, 1, 3, 2, 4, 5}, {0, 2, 4, 5, 6, 5} };
a23eefa2
RZ		 113
114/** Values for the CG_THERMAL_CTRL::DPM_EVENT_SRC field. */
115enum DPM_EVENT_SRC {
116 DPM_EVENT_SRC_ANALOG = 0,
117 DPM_EVENT_SRC_EXTERNAL = 1,
118 DPM_EVENT_SRC_DIGITAL = 2,
119 DPM_EVENT_SRC_ANALOG_OR_EXTERNAL = 3,
120 DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL = 4
121};
122
909a0631 123static const unsigned long PhwPolaris10_Magic = (unsigned long)(PHM_VIslands_Magic);
a23eefa2 124
2cc0c0b5 125struct polaris10_power_state *cast_phw_polaris10_power_state(
a23eefa2
RZ		 126 struct pp_hw_power_state *hw_ps)
127{
2cc0c0b5 128 PP_ASSERT_WITH_CODE((PhwPolaris10_Magic == hw_ps->magic),
a23eefa2
RZ		 129 "Invalid Powerstate Type!",
130 return NULL);
131
2cc0c0b5 132 return (struct polaris10_power_state *)hw_ps;
a23eefa2
RZ		 133}
134
2cc0c0b5 135const struct polaris10_power_state *cast_const_phw_polaris10_power_state(
a23eefa2
RZ		 136 const struct pp_hw_power_state *hw_ps)
137{
2cc0c0b5 138 PP_ASSERT_WITH_CODE((PhwPolaris10_Magic == hw_ps->magic),
a23eefa2
RZ		 139 "Invalid Powerstate Type!",
140 return NULL);
141
2cc0c0b5 142 return (const struct polaris10_power_state *)hw_ps;
a23eefa2
RZ		 143}
144
2cc0c0b5 145static bool polaris10_is_dpm_running(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 146{
147 return (1 == PHM_READ_INDIRECT_FIELD(hwmgr->device,
148 CGS_IND_REG__SMC, FEATURE_STATUS, VOLTAGE_CONTROLLER_ON))
149 ? true : false;
150}
151
152/**
153 * Find the MC microcode version and store it in the HwMgr struct
154 *
155 * @param hwmgr the address of the powerplay hardware manager.
156 * @return always 0
157 */
158int phm_get_mc_microcode_version (struct pp_hwmgr *hwmgr)
159{
160 cgs_write_register(hwmgr->device, mmMC_SEQ_IO_DEBUG_INDEX, 0x9F);
161
162 hwmgr->microcode_version_info.MC = cgs_read_register(hwmgr->device, mmMC_SEQ_IO_DEBUG_DATA);
163
164 return 0;
165}
166
167uint16_t phm_get_current_pcie_speed(struct pp_hwmgr *hwmgr)
168{
169 uint32_t speedCntl = 0;
170
171 /* mmPCIE_PORT_INDEX rename as mmPCIE_INDEX */
172 speedCntl = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__PCIE,
173 ixPCIE_LC_SPEED_CNTL);
174 return((uint16_t)PHM_GET_FIELD(speedCntl,
175 PCIE_LC_SPEED_CNTL, LC_CURRENT_DATA_RATE));
176}
177
178int phm_get_current_pcie_lane_number(struct pp_hwmgr *hwmgr)
179{
180 uint32_t link_width;
181
182 /* mmPCIE_PORT_INDEX rename as mmPCIE_INDEX */
183 link_width = PHM_READ_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__PCIE,
184 PCIE_LC_LINK_WIDTH_CNTL, LC_LINK_WIDTH_RD);
185
186 PP_ASSERT_WITH_CODE((7 >= link_width),
187 "Invalid PCIe lane width!", return 0);
188
189 return decode_pcie_lane_width(link_width);
190}
191
e85c7d66 192/**
193* Enable voltage control
194*
195* @param pHwMgr the address of the powerplay hardware manager.
196* @return always PP_Result_OK
197*/
2cc0c0b5 198int polaris10_enable_smc_voltage_controller(struct pp_hwmgr *hwmgr)
e85c7d66 199{
200 PP_ASSERT_WITH_CODE(
201 (hwmgr->smumgr->smumgr_funcs->send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_Voltage_Cntl_Enable) == 0),
202 "Failed to enable voltage DPM during DPM Start Function!",
203 return 1;
204 );
205
206 return 0;
207}
a23eefa2
RZ		 208
209/**
210* Checks if we want to support voltage control
211*
212* @param hwmgr the address of the powerplay hardware manager.
213*/
2cc0c0b5 214static bool polaris10_voltage_control(const struct pp_hwmgr *hwmgr)
a23eefa2 215{
2cc0c0b5
FC		 216 const struct polaris10_hwmgr *data =
217 (const struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2 218
2cc0c0b5 219 return (POLARIS10_VOLTAGE_CONTROL_NONE != data->voltage_control);
a23eefa2
RZ		 220}
221
222/**
223* Enable voltage control
224*
225* @param hwmgr the address of the powerplay hardware manager.
226* @return always 0
227*/
2cc0c0b5 228static int polaris10_enable_voltage_control(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 229{
230 /* enable voltage control */
231 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
232 GENERAL_PWRMGT, VOLT_PWRMGT_EN, 1);
233
234 return 0;
235}
236
237/**
238* Create Voltage Tables.
239*
240* @param hwmgr the address of the powerplay hardware manager.
241* @return always 0
242*/
2cc0c0b5 243static int polaris10_construct_voltage_tables(struct pp_hwmgr *hwmgr)
a23eefa2 244{
2cc0c0b5 245 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 246 struct phm_ppt_v1_information *table_info =
247 (struct phm_ppt_v1_information *)hwmgr->pptable;
248 int result;
249
2cc0c0b5 250 if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {
a23eefa2
RZ		 251 result = atomctrl_get_voltage_table_v3(hwmgr,
252 VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT,
253 &(data->mvdd_voltage_table));
254 PP_ASSERT_WITH_CODE((0 == result),
255 "Failed to retrieve MVDD table.",
256 return result);
2cc0c0b5 257 } else if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->mvdd_control) {
a23eefa2
RZ		 258 result = phm_get_svi2_mvdd_voltage_table(&(data->mvdd_voltage_table),
259 table_info->vdd_dep_on_mclk);
260 PP_ASSERT_WITH_CODE((0 == result),
261 "Failed to retrieve SVI2 MVDD table from dependancy table.",
262 return result;);
263 }
264
2cc0c0b5 265 if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->vddci_control) {
a23eefa2
RZ		 266 result = atomctrl_get_voltage_table_v3(hwmgr,
267 VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT,
268 &(data->vddci_voltage_table));
269 PP_ASSERT_WITH_CODE((0 == result),
270 "Failed to retrieve VDDCI table.",
271 return result);
2cc0c0b5 272 } else if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->vddci_control) {
a23eefa2
RZ		 273 result = phm_get_svi2_vddci_voltage_table(&(data->vddci_voltage_table),
274 table_info->vdd_dep_on_mclk);
275 PP_ASSERT_WITH_CODE((0 == result),
276 "Failed to retrieve SVI2 VDDCI table from dependancy table.",
277 return result);
278 }
279
2cc0c0b5 280 if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->voltage_control) {
a23eefa2
RZ		 281 result = phm_get_svi2_vdd_voltage_table(&(data->vddc_voltage_table),
282 table_info->vddc_lookup_table);
283 PP_ASSERT_WITH_CODE((0 == result),
284 "Failed to retrieve SVI2 VDDC table from lookup table.",
285 return result);
286 }
287
288 PP_ASSERT_WITH_CODE(
289 (data->vddc_voltage_table.count <= (SMU74_MAX_LEVELS_VDDC)),
290 "Too many voltage values for VDDC. Trimming to fit state table.",
291 phm_trim_voltage_table_to_fit_state_table(SMU74_MAX_LEVELS_VDDC,
292 &(data->vddc_voltage_table)));
293
294 PP_ASSERT_WITH_CODE(
295 (data->vddci_voltage_table.count <= (SMU74_MAX_LEVELS_VDDCI)),
296 "Too many voltage values for VDDCI. Trimming to fit state table.",
297 phm_trim_voltage_table_to_fit_state_table(SMU74_MAX_LEVELS_VDDCI,
298 &(data->vddci_voltage_table)));
299
300 PP_ASSERT_WITH_CODE(
301 (data->mvdd_voltage_table.count <= (SMU74_MAX_LEVELS_MVDD)),
302 "Too many voltage values for MVDD. Trimming to fit state table.",
303 phm_trim_voltage_table_to_fit_state_table(SMU74_MAX_LEVELS_MVDD,
304 &(data->mvdd_voltage_table)));
305
306 return 0;
307}
308
309/**
310* Programs static screed detection parameters
311*
312* @param hwmgr the address of the powerplay hardware manager.
313* @return always 0
314*/
2cc0c0b5 315static int polaris10_program_static_screen_threshold_parameters(
a23eefa2
RZ		 316 struct pp_hwmgr *hwmgr)
317{
2cc0c0b5 318 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 319
320 /* Set static screen threshold unit */
321 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
322 CG_STATIC_SCREEN_PARAMETER, STATIC_SCREEN_THRESHOLD_UNIT,
323 data->static_screen_threshold_unit);
324 /* Set static screen threshold */
325 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
326 CG_STATIC_SCREEN_PARAMETER, STATIC_SCREEN_THRESHOLD,
327 data->static_screen_threshold);
328
329 return 0;
330}
331
332/**
333* Setup display gap for glitch free memory clock switching.
334*
335* @param hwmgr the address of the powerplay hardware manager.
336* @return always 0
337*/
2cc0c0b5 338static int polaris10_enable_display_gap(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 339{
340 uint32_t display_gap =
341 cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,
342 ixCG_DISPLAY_GAP_CNTL);
343
344 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL,
345 DISP_GAP, DISPLAY_GAP_IGNORE);
346
347 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL,
348 DISP_GAP_MCHG, DISPLAY_GAP_VBLANK);
349
350 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
351 ixCG_DISPLAY_GAP_CNTL, display_gap);
352
353 return 0;
354}
355
356/**
357* Programs activity state transition voting clients
358*
359* @param hwmgr the address of the powerplay hardware manager.
360* @return always 0
361*/
2cc0c0b5 362static int polaris10_program_voting_clients(struct pp_hwmgr *hwmgr)
a23eefa2 363{
2cc0c0b5 364 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 365
366 /* Clear reset for voting clients before enabling DPM */
367 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
368 SCLK_PWRMGT_CNTL, RESET_SCLK_CNT, 0);
369 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
370 SCLK_PWRMGT_CNTL, RESET_BUSY_CNT, 0);
371
372 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
373 ixCG_FREQ_TRAN_VOTING_0, data->voting_rights_clients0);
374 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
375 ixCG_FREQ_TRAN_VOTING_1, data->voting_rights_clients1);
376 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
377 ixCG_FREQ_TRAN_VOTING_2, data->voting_rights_clients2);
378 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
379 ixCG_FREQ_TRAN_VOTING_3, data->voting_rights_clients3);
380 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
381 ixCG_FREQ_TRAN_VOTING_4, data->voting_rights_clients4);
382 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
383 ixCG_FREQ_TRAN_VOTING_5, data->voting_rights_clients5);
384 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
385 ixCG_FREQ_TRAN_VOTING_6, data->voting_rights_clients6);
386 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
387 ixCG_FREQ_TRAN_VOTING_7, data->voting_rights_clients7);
388
389 return 0;
390}
391
392/**
393* Get the location of various tables inside the FW image.
394*
395* @param hwmgr the address of the powerplay hardware manager.
396* @return always 0
397*/
2cc0c0b5 398static int polaris10_process_firmware_header(struct pp_hwmgr *hwmgr)
a23eefa2 399{
2cc0c0b5
FC		 400 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
401 struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smumgr->backend);
a23eefa2
RZ		 402 uint32_t tmp;
403 int result;
404 bool error = false;
405
2cc0c0b5 406 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 407 SMU7_FIRMWARE_HEADER_LOCATION +
408 offsetof(SMU74_Firmware_Header, DpmTable),
409 &tmp, data->sram_end);
410
411 if (0 == result)
412 data->dpm_table_start = tmp;
413
414 error |= (0 != result);
415
2cc0c0b5 416 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 417 SMU7_FIRMWARE_HEADER_LOCATION +
418 offsetof(SMU74_Firmware_Header, SoftRegisters),
419 &tmp, data->sram_end);
420
421 if (!result) {
422 data->soft_regs_start = tmp;
423 smu_data->soft_regs_start = tmp;
424 }
425
426 error |= (0 != result);
427
2cc0c0b5 428 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 429 SMU7_FIRMWARE_HEADER_LOCATION +
430 offsetof(SMU74_Firmware_Header, mcRegisterTable),
431 &tmp, data->sram_end);
432
433 if (!result)
434 data->mc_reg_table_start = tmp;
435
2cc0c0b5 436 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 437 SMU7_FIRMWARE_HEADER_LOCATION +
438 offsetof(SMU74_Firmware_Header, FanTable),
439 &tmp, data->sram_end);
440
441 if (!result)
442 data->fan_table_start = tmp;
443
444 error |= (0 != result);
445
2cc0c0b5 446 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 447 SMU7_FIRMWARE_HEADER_LOCATION +
448 offsetof(SMU74_Firmware_Header, mcArbDramTimingTable),
449 &tmp, data->sram_end);
450
451 if (!result)
452 data->arb_table_start = tmp;
453
454 error |= (0 != result);
455
2cc0c0b5 456 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 457 SMU7_FIRMWARE_HEADER_LOCATION +
458 offsetof(SMU74_Firmware_Header, Version),
459 &tmp, data->sram_end);
460
461 if (!result)
462 hwmgr->microcode_version_info.SMC = tmp;
463
464 error |= (0 != result);
465
466 return error ? -1 : 0;
467}
468
469/* Copy one arb setting to another and then switch the active set.
470 * arb_src and arb_dest is one of the MC_CG_ARB_FREQ_Fx constants.
471 */
2cc0c0b5 472static int polaris10_copy_and_switch_arb_sets(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 473 uint32_t arb_src, uint32_t arb_dest)
474{
475 uint32_t mc_arb_dram_timing;
476 uint32_t mc_arb_dram_timing2;
477 uint32_t burst_time;
478 uint32_t mc_cg_config;
479
480 switch (arb_src) {
481 case MC_CG_ARB_FREQ_F0:
482 mc_arb_dram_timing = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING);
483 mc_arb_dram_timing2 = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2);
484 burst_time = PHM_READ_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE0);
485 break;
486 case MC_CG_ARB_FREQ_F1:
487 mc_arb_dram_timing = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING_1);
488 mc_arb_dram_timing2 = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2_1);
489 burst_time = PHM_READ_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE1);
490 break;
491 default:
492 return -EINVAL;
493 }
494
495 switch (arb_dest) {
496 case MC_CG_ARB_FREQ_F0:
497 cgs_write_register(hwmgr->device, mmMC_ARB_DRAM_TIMING, mc_arb_dram_timing);
498 cgs_write_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2, mc_arb_dram_timing2);
499 PHM_WRITE_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE0, burst_time);
500 break;
501 case MC_CG_ARB_FREQ_F1:
502 cgs_write_register(hwmgr->device, mmMC_ARB_DRAM_TIMING_1, mc_arb_dram_timing);
503 cgs_write_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2_1, mc_arb_dram_timing2);
504 PHM_WRITE_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE1, burst_time);
505 break;
506 default:
507 return -EINVAL;
508 }
509
510 mc_cg_config = cgs_read_register(hwmgr->device, mmMC_CG_CONFIG);
511 mc_cg_config |= 0x0000000F;
512 cgs_write_register(hwmgr->device, mmMC_CG_CONFIG, mc_cg_config);
513 PHM_WRITE_FIELD(hwmgr->device, MC_ARB_CG, CG_ARB_REQ, arb_dest);
514
515 return 0;
516}
517
518/**
519* Initial switch from ARB F0->F1
520*
521* @param hwmgr the address of the powerplay hardware manager.
522* @return always 0
523* This function is to be called from the SetPowerState table.
524*/
2cc0c0b5 525static int polaris10_initial_switch_from_arbf0_to_f1(struct pp_hwmgr *hwmgr)
a23eefa2 526{
2cc0c0b5 527 return polaris10_copy_and_switch_arb_sets(hwmgr,
a23eefa2
RZ		 528 MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);
529}
530
2cc0c0b5 531static int polaris10_setup_default_pcie_table(struct pp_hwmgr *hwmgr)
a23eefa2 532{
2cc0c0b5 533 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 534 struct phm_ppt_v1_information *table_info =
535 (struct phm_ppt_v1_information *)(hwmgr->pptable);
536 struct phm_ppt_v1_pcie_table *pcie_table = table_info->pcie_table;
537 uint32_t i, max_entry;
538
539 PP_ASSERT_WITH_CODE((data->use_pcie_performance_levels ||
540 data->use_pcie_power_saving_levels), "No pcie performance levels!",
541 return -EINVAL);
542
543 if (data->use_pcie_performance_levels &&
544 !data->use_pcie_power_saving_levels) {
545 data->pcie_gen_power_saving = data->pcie_gen_performance;
546 data->pcie_lane_power_saving = data->pcie_lane_performance;
547 } else if (!data->use_pcie_performance_levels &&
548 data->use_pcie_power_saving_levels) {
549 data->pcie_gen_performance = data->pcie_gen_power_saving;
550 data->pcie_lane_performance = data->pcie_lane_power_saving;
551 }
552
553 phm_reset_single_dpm_table(&data->dpm_table.pcie_speed_table,
554 SMU74_MAX_LEVELS_LINK,
555 MAX_REGULAR_DPM_NUMBER);
556
557 if (pcie_table != NULL) {
558 /* max_entry is used to make sure we reserve one PCIE level
559 * for boot level (fix for A+A PSPP issue).
560 * If PCIE table from PPTable have ULV entry + 8 entries,
561 * then ignore the last entry.*/
562 max_entry = (SMU74_MAX_LEVELS_LINK < pcie_table->count) ?
563 SMU74_MAX_LEVELS_LINK : pcie_table->count;
564 for (i = 1; i < max_entry; i++) {
565 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, i - 1,
566 get_pcie_gen_support(data->pcie_gen_cap,
567 pcie_table->entries[i].gen_speed),
568 get_pcie_lane_support(data->pcie_lane_cap,
569 pcie_table->entries[i].lane_width));
570 }
571 data->dpm_table.pcie_speed_table.count = max_entry - 1;
e85c7d66 572
573 /* Setup BIF_SCLK levels */
574 for (i = 0; i < max_entry; i++)
575 data->bif_sclk_table[i] = pcie_table->entries[i].pcie_sclk;
a23eefa2
RZ		 576 } else {
577 /* Hardcode Pcie Table */
578 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 0,
579 get_pcie_gen_support(data->pcie_gen_cap,
580 PP_Min_PCIEGen),
581 get_pcie_lane_support(data->pcie_lane_cap,
582 PP_Max_PCIELane));
583 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 1,
584 get_pcie_gen_support(data->pcie_gen_cap,
585 PP_Min_PCIEGen),
586 get_pcie_lane_support(data->pcie_lane_cap,
587 PP_Max_PCIELane));
588 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 2,
589 get_pcie_gen_support(data->pcie_gen_cap,
590 PP_Max_PCIEGen),
591 get_pcie_lane_support(data->pcie_lane_cap,
592 PP_Max_PCIELane));
593 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 3,
594 get_pcie_gen_support(data->pcie_gen_cap,
595 PP_Max_PCIEGen),
596 get_pcie_lane_support(data->pcie_lane_cap,
597 PP_Max_PCIELane));
598 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 4,
599 get_pcie_gen_support(data->pcie_gen_cap,
600 PP_Max_PCIEGen),
601 get_pcie_lane_support(data->pcie_lane_cap,
602 PP_Max_PCIELane));
603 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 5,
604 get_pcie_gen_support(data->pcie_gen_cap,
605 PP_Max_PCIEGen),
606 get_pcie_lane_support(data->pcie_lane_cap,
607 PP_Max_PCIELane));
608
609 data->dpm_table.pcie_speed_table.count = 6;
610 }
611 /* Populate last level for boot PCIE level, but do not increment count. */
612 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table,
613 data->dpm_table.pcie_speed_table.count,
614 get_pcie_gen_support(data->pcie_gen_cap,
615 PP_Min_PCIEGen),
616 get_pcie_lane_support(data->pcie_lane_cap,
617 PP_Max_PCIELane));
618
619 return 0;
620}
621
622/*
623 * This function is to initalize all DPM state tables
624 * for SMU7 based on the dependency table.
625 * Dynamic state patching function will then trim these
626 * state tables to the allowed range based
627 * on the power policy or external client requests,
628 * such as UVD request, etc.
629 */
2cc0c0b5 630int polaris10_setup_default_dpm_tables(struct pp_hwmgr *hwmgr)
a23eefa2 631{
2cc0c0b5 632 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 633 struct phm_ppt_v1_information *table_info =
634 (struct phm_ppt_v1_information *)(hwmgr->pptable);
635 uint32_t i;
636
637 struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table =
638 table_info->vdd_dep_on_sclk;
639 struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table =
640 table_info->vdd_dep_on_mclk;
641
642 PP_ASSERT_WITH_CODE(dep_sclk_table != NULL,
643 "SCLK dependency table is missing. This table is mandatory",
644 return -EINVAL);
645 PP_ASSERT_WITH_CODE(dep_sclk_table->count >= 1,
646 "SCLK dependency table has to have is missing."
647 "This table is mandatory",
648 return -EINVAL);
649
650 PP_ASSERT_WITH_CODE(dep_mclk_table != NULL,
651 "MCLK dependency table is missing. This table is mandatory",
652 return -EINVAL);
653 PP_ASSERT_WITH_CODE(dep_mclk_table->count >= 1,
654 "MCLK dependency table has to have is missing."
655 "This table is mandatory",
656 return -EINVAL);
657
658 /* clear the state table to reset everything to default */
659 phm_reset_single_dpm_table(
660 &data->dpm_table.sclk_table, SMU74_MAX_LEVELS_GRAPHICS, MAX_REGULAR_DPM_NUMBER);
661 phm_reset_single_dpm_table(
662 &data->dpm_table.mclk_table, SMU74_MAX_LEVELS_MEMORY, MAX_REGULAR_DPM_NUMBER);
663
664
665 /* Initialize Sclk DPM table based on allow Sclk values */
666 data->dpm_table.sclk_table.count = 0;
667 for (i = 0; i < dep_sclk_table->count; i++) {
668 if (i == 0 || data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count - 1].value !=
669 dep_sclk_table->entries[i].clk) {
670
671 data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].value =
672 dep_sclk_table->entries[i].clk;
673
674 data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].enabled =
675 (i == 0) ? true : false;
676 data->dpm_table.sclk_table.count++;
677 }
678 }
679
680 /* Initialize Mclk DPM table based on allow Mclk values */
681 data->dpm_table.mclk_table.count = 0;
682 for (i = 0; i < dep_mclk_table->count; i++) {
683 if (i == 0 || data->dpm_table.mclk_table.dpm_levels
684 [data->dpm_table.mclk_table.count - 1].value !=
685 dep_mclk_table->entries[i].clk) {
686 data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].value =
687 dep_mclk_table->entries[i].clk;
688 data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].enabled =
689 (i == 0) ? true : false;
690 data->dpm_table.mclk_table.count++;
691 }
692 }
693
694 /* setup PCIE gen speed levels */
2cc0c0b5 695 polaris10_setup_default_pcie_table(hwmgr);
a23eefa2
RZ		 696
697 /* save a copy of the default DPM table */
698 memcpy(&(data->golden_dpm_table), &(data->dpm_table),
2cc0c0b5 699 sizeof(struct polaris10_dpm_table));
a23eefa2
RZ		 700
701 return 0;
702}
703
704uint8_t convert_to_vid(uint16_t vddc)
705{
706 return (uint8_t) ((6200 - (vddc * VOLTAGE_SCALE)) / 25);
707}
708
709/**
710 * Mvdd table preparation for SMC.
711 *
712 * @param *hwmgr The address of the hardware manager.
713 * @param *table The SMC DPM table structure to be populated.
714 * @return 0
715 */
2cc0c0b5 716static int polaris10_populate_smc_mvdd_table(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 717 SMU74_Discrete_DpmTable *table)
718{
2cc0c0b5 719 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 720 uint32_t count, level;
721
2cc0c0b5 722 if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {
a23eefa2
RZ		 723 count = data->mvdd_voltage_table.count;
724 if (count > SMU_MAX_SMIO_LEVELS)
725 count = SMU_MAX_SMIO_LEVELS;
726 for (level = 0; level < count; level++) {
727 table->SmioTable2.Pattern[level].Voltage =
728 PP_HOST_TO_SMC_US(data->mvdd_voltage_table.entries[count].value * VOLTAGE_SCALE);
729 /* Index into DpmTable.Smio. Drive bits from Smio entry to get this voltage level.*/
730 table->SmioTable2.Pattern[level].Smio =
731 (uint8_t) level;
732 table->Smio[level] |=
733 data->mvdd_voltage_table.entries[level].smio_low;
734 }
735 table->SmioMask2 = data->vddci_voltage_table.mask_low;
736
737 table->MvddLevelCount = (uint32_t) PP_HOST_TO_SMC_UL(count);
738 }
739
740 return 0;
741}
742
2cc0c0b5 743static int polaris10_populate_smc_vddci_table(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 744 struct SMU74_Discrete_DpmTable *table)
745{
746 uint32_t count, level;
2cc0c0b5 747 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 748
749 count = data->vddci_voltage_table.count;
750
2cc0c0b5 751 if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->vddci_control) {
a23eefa2
RZ		 752 if (count > SMU_MAX_SMIO_LEVELS)
753 count = SMU_MAX_SMIO_LEVELS;
754 for (level = 0; level < count; ++level) {
755 table->SmioTable1.Pattern[level].Voltage =
756 PP_HOST_TO_SMC_US(data->vddci_voltage_table.entries[level].value * VOLTAGE_SCALE);
757 table->SmioTable1.Pattern[level].Smio = (uint8_t) level;
758
759 table->Smio[level] |= data->vddci_voltage_table.entries[level].smio_low;
760 }
761 }
762
763 table->SmioMask1 = data->vddci_voltage_table.mask_low;
764
765 return 0;
766}
767
768/**
769* Preparation of vddc and vddgfx CAC tables for SMC.
770*
771* @param hwmgr the address of the hardware manager
772* @param table the SMC DPM table structure to be populated
773* @return always 0
774*/
2cc0c0b5 775static int polaris10_populate_cac_table(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 776 struct SMU74_Discrete_DpmTable *table)
777{
778 uint32_t count;
779 uint8_t index;
2cc0c0b5 780 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 781 struct phm_ppt_v1_information *table_info =
782 (struct phm_ppt_v1_information *)(hwmgr->pptable);
783 struct phm_ppt_v1_voltage_lookup_table *lookup_table =
784 table_info->vddc_lookup_table;
785 /* tables is already swapped, so in order to use the value from it,
786 * we need to swap it back.
787 * We are populating vddc CAC data to BapmVddc table
788 * in split and merged mode
789 */
790 for (count = 0; count < lookup_table->count; count++) {
791 index = phm_get_voltage_index(lookup_table,
792 data->vddc_voltage_table.entries[count].value);
793 table->BapmVddcVidLoSidd[count] = convert_to_vid(lookup_table->entries[index].us_cac_low);
794 table->BapmVddcVidHiSidd[count] = convert_to_vid(lookup_table->entries[index].us_cac_mid);
795 table->BapmVddcVidHiSidd2[count] = convert_to_vid(lookup_table->entries[index].us_cac_high);
796 }
797
798 return 0;
799}
800
801/**
802* Preparation of voltage tables for SMC.
803*
804* @param hwmgr the address of the hardware manager
805* @param table the SMC DPM table structure to be populated
806* @return always 0
807*/
808
2cc0c0b5 809int polaris10_populate_smc_voltage_tables(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 810 struct SMU74_Discrete_DpmTable *table)
811{
2cc0c0b5
FC		 812 polaris10_populate_smc_vddci_table(hwmgr, table);
813 polaris10_populate_smc_mvdd_table(hwmgr, table);
814 polaris10_populate_cac_table(hwmgr, table);
a23eefa2
RZ		 815
816 return 0;
817}
818
2cc0c0b5 819static int polaris10_populate_ulv_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 820 struct SMU74_Discrete_Ulv *state)
821{
2cc0c0b5 822 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 823 struct phm_ppt_v1_information *table_info =
824 (struct phm_ppt_v1_information *)(hwmgr->pptable);
825
826 state->CcPwrDynRm = 0;
827 state->CcPwrDynRm1 = 0;
828
829 state->VddcOffset = (uint16_t) table_info->us_ulv_voltage_offset;
830 state->VddcOffsetVid = (uint8_t)(table_info->us_ulv_voltage_offset *
831 VOLTAGE_VID_OFFSET_SCALE2 / VOLTAGE_VID_OFFSET_SCALE1);
832
833 state->VddcPhase = (data->vddc_phase_shed_control) ? 0 : 1;
834
835 CONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm);
836 CONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm1);
837 CONVERT_FROM_HOST_TO_SMC_US(state->VddcOffset);
838
839 return 0;
840}
841
2cc0c0b5 842static int polaris10_populate_ulv_state(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 843 struct SMU74_Discrete_DpmTable *table)
844{
2cc0c0b5 845 return polaris10_populate_ulv_level(hwmgr, &table->Ulv);
a23eefa2
RZ		 846}
847
2cc0c0b5 848static int polaris10_populate_smc_link_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 849 struct SMU74_Discrete_DpmTable *table)
850{
2cc0c0b5
FC		 851 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
852 struct polaris10_dpm_table *dpm_table = &data->dpm_table;
a23eefa2
RZ		 853 int i;
854
855 /* Index (dpm_table->pcie_speed_table.count)
856 * is reserved for PCIE boot level. */
857 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
858 table->LinkLevel[i].PcieGenSpeed =
859 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
860 table->LinkLevel[i].PcieLaneCount = (uint8_t)encode_pcie_lane_width(
861 dpm_table->pcie_speed_table.dpm_levels[i].param1);
862 table->LinkLevel[i].EnabledForActivity = 1;
863 table->LinkLevel[i].SPC = (uint8_t)(data->pcie_spc_cap & 0xff);
864 table->LinkLevel[i].DownThreshold = PP_HOST_TO_SMC_UL(5);
865 table->LinkLevel[i].UpThreshold = PP_HOST_TO_SMC_UL(30);
866 }
867
868 data->smc_state_table.LinkLevelCount =
869 (uint8_t)dpm_table->pcie_speed_table.count;
870 data->dpm_level_enable_mask.pcie_dpm_enable_mask =
871 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
872
873 return 0;
874}
875
2cc0c0b5 876static uint32_t polaris10_get_xclk(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 877{
878 uint32_t reference_clock, tmp;
879 struct cgs_display_info info = {0};
880 struct cgs_mode_info mode_info;
881
882 info.mode_info = &mode_info;
883
884 tmp = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, CG_CLKPIN_CNTL_2, MUX_TCLK_TO_XCLK);
885
886 if (tmp)
887 return TCLK;
888
889 cgs_get_active_displays_info(hwmgr->device, &info);
890 reference_clock = mode_info.ref_clock;
891
892 tmp = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, CG_CLKPIN_CNTL, XTALIN_DIVIDE);
893
894 if (0 != tmp)
895 return reference_clock / 4;
896
897 return reference_clock;
898}
899
900/**
901* Calculates the SCLK dividers using the provided engine clock
902*
903* @param hwmgr the address of the hardware manager
904* @param clock the engine clock to use to populate the structure
905* @param sclk the SMC SCLK structure to be populated
906*/
2cc0c0b5 907static int polaris10_calculate_sclk_params(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 908 uint32_t clock, SMU_SclkSetting *sclk_setting)
909{
2cc0c0b5 910 const struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 911 const SMU74_Discrete_DpmTable *table = &(data->smc_state_table);
912 struct pp_atomctrl_clock_dividers_ai dividers;
913
914 uint32_t ref_clock;
915 uint32_t pcc_target_percent, pcc_target_freq, ss_target_percent, ss_target_freq;
916 uint8_t i;
917 int result;
918 uint64_t temp;
919
920 sclk_setting->SclkFrequency = clock;
921 /* get the engine clock dividers for this clock value */
922 result = atomctrl_get_engine_pll_dividers_ai(hwmgr, clock, &dividers);
923 if (result == 0) {
924 sclk_setting->Fcw_int = dividers.usSclk_fcw_int;
925 sclk_setting->Fcw_frac = dividers.usSclk_fcw_frac;
926 sclk_setting->Pcc_fcw_int = dividers.usPcc_fcw_int;
927 sclk_setting->PllRange = dividers.ucSclkPllRange;
e85c7d66 928 sclk_setting->Sclk_slew_rate = 0x400;
929 sclk_setting->Pcc_up_slew_rate = dividers.usPcc_fcw_slew_frac;
930 sclk_setting->Pcc_down_slew_rate = 0xffff;
a23eefa2
RZ		 931 sclk_setting->SSc_En = dividers.ucSscEnable;
932 sclk_setting->Fcw1_int = dividers.usSsc_fcw1_int;
933 sclk_setting->Fcw1_frac = dividers.usSsc_fcw1_frac;
e85c7d66 934 sclk_setting->Sclk_ss_slew_rate = dividers.usSsc_fcw_slew_frac;
a23eefa2
RZ		 935 return result;
936 }
937
2cc0c0b5 938 ref_clock = polaris10_get_xclk(hwmgr);
a23eefa2
RZ		 939
940 for (i = 0; i < NUM_SCLK_RANGE; i++) {
941 if (clock > data->range_table[i].trans_lower_frequency
942 && clock <= data->range_table[i].trans_upper_frequency) {
943 sclk_setting->PllRange = i;
944 break;
945 }
946 }
947
948 sclk_setting->Fcw_int = (uint16_t)((clock << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv) / ref_clock);
949 temp = clock << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv;
950 temp <<= 0x10;
ae17c999
SG		 951 do_div(temp, ref_clock);
952 sclk_setting->Fcw_frac = temp & 0xffff;
a23eefa2
RZ		 953
954 pcc_target_percent = 10; /* Hardcode 10% for now. */
955 pcc_target_freq = clock - (clock * pcc_target_percent / 100);
956 sclk_setting->Pcc_fcw_int = (uint16_t)((pcc_target_freq << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv) / ref_clock);
957
958 ss_target_percent = 2; /* Hardcode 2% for now. */
959 sclk_setting->SSc_En = 0;
960 if (ss_target_percent) {
961 sclk_setting->SSc_En = 1;
962 ss_target_freq = clock - (clock * ss_target_percent / 100);
963 sclk_setting->Fcw1_int = (uint16_t)((ss_target_freq << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv) / ref_clock);
964 temp = ss_target_freq << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv;
965 temp <<= 0x10;
ae17c999
SG		 966 do_div(temp, ref_clock);
967 sclk_setting->Fcw1_frac = temp & 0xffff;
a23eefa2
RZ		 968 }
969
970 return 0;
971}
972
2cc0c0b5 973static int polaris10_get_dependency_volt_by_clk(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 974 struct phm_ppt_v1_clock_voltage_dependency_table *dep_table,
975 uint32_t clock, SMU_VoltageLevel *voltage, uint32_t *mvdd)
976{
977 uint32_t i;
978 uint16_t vddci;
2cc0c0b5 979 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 980
981 *voltage = *mvdd = 0;
982
983 /* clock - voltage dependency table is empty table */
984 if (dep_table->count == 0)
985 return -EINVAL;
986
987 for (i = 0; i < dep_table->count; i++) {
988 /* find first sclk bigger than request */
989 if (dep_table->entries[i].clk >= clock) {
990 *voltage |= (dep_table->entries[i].vddc *
991 VOLTAGE_SCALE) << VDDC_SHIFT;
2cc0c0b5 992 if (POLARIS10_VOLTAGE_CONTROL_NONE == data->vddci_control)
a23eefa2
RZ		 993 *voltage |= (data->vbios_boot_state.vddci_bootup_value *
994 VOLTAGE_SCALE) << VDDCI_SHIFT;
995 else if (dep_table->entries[i].vddci)
996 *voltage |= (dep_table->entries[i].vddci *
997 VOLTAGE_SCALE) << VDDCI_SHIFT;
998 else {
999 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table),
1000 (dep_table->entries[i].vddc -
1001 (uint16_t)data->vddc_vddci_delta));
3ff21127 1002 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT;
a23eefa2
RZ		 1003 }
1004
2cc0c0b5 1005 if (POLARIS10_VOLTAGE_CONTROL_NONE == data->mvdd_control)
a23eefa2
RZ		 1006 *mvdd = data->vbios_boot_state.mvdd_bootup_value *
1007 VOLTAGE_SCALE;
1008 else if (dep_table->entries[i].mvdd)
1009 *mvdd = (uint32_t) dep_table->entries[i].mvdd *
1010 VOLTAGE_SCALE;
1011
1012 *voltage |= 1 << PHASES_SHIFT;
1013 return 0;
1014 }
1015 }
1016
1017 /* sclk is bigger than max sclk in the dependence table */
1018 *voltage |= (dep_table->entries[i - 1].vddc * VOLTAGE_SCALE) << VDDC_SHIFT;
1019
2cc0c0b5 1020 if (POLARIS10_VOLTAGE_CONTROL_NONE == data->vddci_control)
a23eefa2
RZ		 1021 *voltage |= (data->vbios_boot_state.vddci_bootup_value *
1022 VOLTAGE_SCALE) << VDDCI_SHIFT;
1023 else if (dep_table->entries[i-1].vddci) {
1024 vddci = phm_find_closest_vddci(&(data->vddci_voltage_table),
1025 (dep_table->entries[i].vddc -
1026 (uint16_t)data->vddc_vddci_delta));
1027 *voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT;
1028 }
1029
2cc0c0b5 1030 if (POLARIS10_VOLTAGE_CONTROL_NONE == data->mvdd_control)
a23eefa2
RZ		 1031 *mvdd = data->vbios_boot_state.mvdd_bootup_value * VOLTAGE_SCALE;
1032 else if (dep_table->entries[i].mvdd)
1033 *mvdd = (uint32_t) dep_table->entries[i - 1].mvdd * VOLTAGE_SCALE;
1034
1035 return 0;
1036}
1037
909a0631
NW		 1038static const sclkFcwRange_t Range_Table[NUM_SCLK_RANGE] =
1039{ {VCO_2_4, POSTDIV_DIV_BY_16, 75, 160, 112},
1040 {VCO_3_6, POSTDIV_DIV_BY_16, 112, 224, 160},
1041 {VCO_2_4, POSTDIV_DIV_BY_8, 75, 160, 112},
1042 {VCO_3_6, POSTDIV_DIV_BY_8, 112, 224, 160},
1043 {VCO_2_4, POSTDIV_DIV_BY_4, 75, 160, 112},
1044 {VCO_3_6, POSTDIV_DIV_BY_4, 112, 216, 160},
1045 {VCO_2_4, POSTDIV_DIV_BY_2, 75, 160, 108},
1046 {VCO_3_6, POSTDIV_DIV_BY_2, 112, 216, 160} };
a23eefa2 1047
2cc0c0b5 1048static void polaris10_get_sclk_range_table(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 1049{
1050 uint32_t i, ref_clk;
2cc0c0b5 1051 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1052 SMU74_Discrete_DpmTable *table = &(data->smc_state_table);
1053 struct pp_atom_ctrl_sclk_range_table range_table_from_vbios = { { {0} } };
1054
2cc0c0b5 1055 ref_clk = polaris10_get_xclk(hwmgr);
a23eefa2
RZ		 1056
1057 if (0 == atomctrl_get_smc_sclk_range_table(hwmgr, &range_table_from_vbios)) {
1058 for (i = 0; i < NUM_SCLK_RANGE; i++) {
1059 table->SclkFcwRangeTable[i].vco_setting = range_table_from_vbios.entry[i].ucVco_setting;
1060 table->SclkFcwRangeTable[i].postdiv = range_table_from_vbios.entry[i].ucPostdiv;
1061 table->SclkFcwRangeTable[i].fcw_pcc = range_table_from_vbios.entry[i].usFcw_pcc;
1062
1063 table->SclkFcwRangeTable[i].fcw_trans_upper = range_table_from_vbios.entry[i].usFcw_trans_upper;
1064 table->SclkFcwRangeTable[i].fcw_trans_lower = range_table_from_vbios.entry[i].usRcw_trans_lower;
1065
1066 CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_pcc);
1067 CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_upper);
1068 CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_lower);
1069 }
1070 return;
1071 }
1072
1073 for (i = 0; i < NUM_SCLK_RANGE; i++) {
1074
1075 data->range_table[i].trans_lower_frequency = (ref_clk * Range_Table[i].fcw_trans_lower) >> Range_Table[i].postdiv;
1076 data->range_table[i].trans_upper_frequency = (ref_clk * Range_Table[i].fcw_trans_upper) >> Range_Table[i].postdiv;
1077
1078 table->SclkFcwRangeTable[i].vco_setting = Range_Table[i].vco_setting;
1079 table->SclkFcwRangeTable[i].postdiv = Range_Table[i].postdiv;
1080 table->SclkFcwRangeTable[i].fcw_pcc = Range_Table[i].fcw_pcc;
1081
1082 table->SclkFcwRangeTable[i].fcw_trans_upper = Range_Table[i].fcw_trans_upper;
1083 table->SclkFcwRangeTable[i].fcw_trans_lower = Range_Table[i].fcw_trans_lower;
1084
1085 CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_pcc);
1086 CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_upper);
1087 CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_lower);
1088 }
1089}
1090
1091/**
1092* Populates single SMC SCLK structure using the provided engine clock
1093*
1094* @param hwmgr the address of the hardware manager
1095* @param clock the engine clock to use to populate the structure
1096* @param sclk the SMC SCLK structure to be populated
1097*/
1098
2cc0c0b5 1099static int polaris10_populate_single_graphic_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1100 uint32_t clock, uint16_t sclk_al_threshold,
1101 struct SMU74_Discrete_GraphicsLevel *level)
1102{
1103 int result, i, temp;
1104 /* PP_Clocks minClocks; */
1105 uint32_t mvdd;
2cc0c0b5 1106 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1107 struct phm_ppt_v1_information *table_info =
1108 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1109 SMU_SclkSetting curr_sclk_setting = { 0 };
1110
2cc0c0b5 1111 result = polaris10_calculate_sclk_params(hwmgr, clock, &curr_sclk_setting);
a23eefa2
RZ		 1112
1113 /* populate graphics levels */
2cc0c0b5 1114 result = polaris10_get_dependency_volt_by_clk(hwmgr,
a23eefa2
RZ		 1115 table_info->vdd_dep_on_sclk, clock,
1116 &level->MinVoltage, &mvdd);
1117
1118 PP_ASSERT_WITH_CODE((0 == result),
1119 "can not find VDDC voltage value for "
1120 "VDDC engine clock dependency table",
1121 return result);
1122 level->ActivityLevel = sclk_al_threshold;
1123
1124 level->CcPwrDynRm = 0;
1125 level->CcPwrDynRm1 = 0;
1126 level->EnabledForActivity = 0;
1127 level->EnabledForThrottle = 1;
1128 level->UpHyst = 10;
1129 level->DownHyst = 0;
1130 level->VoltageDownHyst = 0;
1131 level->PowerThrottle = 0;
1132
1133 /*
1134 * TODO: get minimum clocks from dal configaration
1135 * PECI_GetMinClockSettings(hwmgr->pPECI, &minClocks);
1136 */
1137 /* data->DisplayTiming.minClockInSR = minClocks.engineClockInSR; */
1138
1139 /* get level->DeepSleepDivId
1140 if (phm_cap_enabled(hwmgr->platformDescriptor.platformCaps, PHM_PlatformCaps_SclkDeepSleep))
1141 level->DeepSleepDivId = PhwFiji_GetSleepDividerIdFromClock(hwmgr, clock, minClocks.engineClockInSR);
1142 */
859b8b6a 1143 PP_ASSERT_WITH_CODE((clock >= POLARIS10_MINIMUM_ENGINE_CLOCK), "Engine clock can't satisfy stutter requirement!", return 0);
2cc0c0b5 1144 for (i = POLARIS10_MAX_DEEPSLEEP_DIVIDER_ID; ; i--) {
354ef928 1145 temp = clock >> i;
a23eefa2 1146
859b8b6a 1147 if (temp >= POLARIS10_MINIMUM_ENGINE_CLOCK || i == 0)
a23eefa2
RZ		 1148 break;
1149 }
1150
1151 level->DeepSleepDivId = i;
1152
1153 /* Default to slow, highest DPM level will be
1154 * set to PPSMC_DISPLAY_WATERMARK_LOW later.
1155 */
1156 if (data->update_up_hyst)
1157 level->UpHyst = (uint8_t)data->up_hyst;
1158 if (data->update_down_hyst)
1159 level->DownHyst = (uint8_t)data->down_hyst;
1160
1161 level->SclkSetting = curr_sclk_setting;
1162
1163 CONVERT_FROM_HOST_TO_SMC_UL(level->MinVoltage);
1164 CONVERT_FROM_HOST_TO_SMC_UL(level->CcPwrDynRm);
1165 CONVERT_FROM_HOST_TO_SMC_UL(level->CcPwrDynRm1);
1166 CONVERT_FROM_HOST_TO_SMC_US(level->ActivityLevel);
1167 CONVERT_FROM_HOST_TO_SMC_UL(level->SclkSetting.SclkFrequency);
1168 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw_int);
1169 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw_frac);
1170 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Pcc_fcw_int);
e85c7d66 1171 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Sclk_slew_rate);
1172 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Pcc_up_slew_rate);
1173 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Pcc_down_slew_rate);
a23eefa2
RZ		 1174 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw1_int);
1175 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw1_frac);
e85c7d66 1176 CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Sclk_ss_slew_rate);
a23eefa2
RZ		 1177 return 0;
1178}
1179
1180/**
1181* Populates all SMC SCLK levels' structure based on the trimmed allowed dpm engine clock states
1182*
1183* @param hwmgr the address of the hardware manager
1184*/
2cc0c0b5 1185static int polaris10_populate_all_graphic_levels(struct pp_hwmgr *hwmgr)
a23eefa2 1186{
2cc0c0b5
FC		 1187 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
1188 struct polaris10_dpm_table *dpm_table = &data->dpm_table;
a23eefa2
RZ		 1189 struct phm_ppt_v1_information *table_info =
1190 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1191 struct phm_ppt_v1_pcie_table *pcie_table = table_info->pcie_table;
1192 uint8_t pcie_entry_cnt = (uint8_t) data->dpm_table.pcie_speed_table.count;
1193 int result = 0;
1194 uint32_t array = data->dpm_table_start +
1195 offsetof(SMU74_Discrete_DpmTable, GraphicsLevel);
1196 uint32_t array_size = sizeof(struct SMU74_Discrete_GraphicsLevel) *
1197 SMU74_MAX_LEVELS_GRAPHICS;
1198 struct SMU74_Discrete_GraphicsLevel *levels =
1199 data->smc_state_table.GraphicsLevel;
1200 uint32_t i, max_entry;
1201 uint8_t hightest_pcie_level_enabled = 0,
1202 lowest_pcie_level_enabled = 0,
1203 mid_pcie_level_enabled = 0,
1204 count = 0;
1205
2cc0c0b5 1206 polaris10_get_sclk_range_table(hwmgr);
a23eefa2
RZ		 1207
1208 for (i = 0; i < dpm_table->sclk_table.count; i++) {
1209
2cc0c0b5 1210 result = polaris10_populate_single_graphic_level(hwmgr,
a23eefa2
RZ		 1211 dpm_table->sclk_table.dpm_levels[i].value,
1212 (uint16_t)data->activity_target[i],
1213 &(data->smc_state_table.GraphicsLevel[i]));
1214 if (result)
1215 return result;
1216
1217 /* Making sure only DPM level 0-1 have Deep Sleep Div ID populated. */
1218 if (i > 1)
1219 levels[i].DeepSleepDivId = 0;
1220 }
5de95e55
RZ		 1221 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
1222 PHM_PlatformCaps_SPLLShutdownSupport))
1223 data->smc_state_table.GraphicsLevel[0].SclkSetting.SSc_En = 0;
a23eefa2
RZ		 1224
1225 data->smc_state_table.GraphicsLevel[0].EnabledForActivity = 1;
1226 data->smc_state_table.GraphicsDpmLevelCount =
1227 (uint8_t)dpm_table->sclk_table.count;
1228 data->dpm_level_enable_mask.sclk_dpm_enable_mask =
1229 phm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table);
1230
1231
1232 if (pcie_table != NULL) {
1233 PP_ASSERT_WITH_CODE((1 <= pcie_entry_cnt),
1234 "There must be 1 or more PCIE levels defined in PPTable.",
1235 return -EINVAL);
1236 max_entry = pcie_entry_cnt - 1;
1237 for (i = 0; i < dpm_table->sclk_table.count; i++)
1238 levels[i].pcieDpmLevel =
1239 (uint8_t) ((i < max_entry) ? i : max_entry);
1240 } else {
1241 while (data->dpm_level_enable_mask.pcie_dpm_enable_mask &&
1242 ((data->dpm_level_enable_mask.pcie_dpm_enable_mask &
1243 (1 << (hightest_pcie_level_enabled + 1))) != 0))
1244 hightest_pcie_level_enabled++;
1245
1246 while (data->dpm_level_enable_mask.pcie_dpm_enable_mask &&
1247 ((data->dpm_level_enable_mask.pcie_dpm_enable_mask &
1248 (1 << lowest_pcie_level_enabled)) == 0))
1249 lowest_pcie_level_enabled++;
1250
1251 while ((count < hightest_pcie_level_enabled) &&
1252 ((data->dpm_level_enable_mask.pcie_dpm_enable_mask &
1253 (1 << (lowest_pcie_level_enabled + 1 + count))) == 0))
1254 count++;
1255
1256 mid_pcie_level_enabled = (lowest_pcie_level_enabled + 1 + count) <
1257 hightest_pcie_level_enabled ?
1258 (lowest_pcie_level_enabled + 1 + count) :
1259 hightest_pcie_level_enabled;
1260
1261 /* set pcieDpmLevel to hightest_pcie_level_enabled */
1262 for (i = 2; i < dpm_table->sclk_table.count; i++)
1263 levels[i].pcieDpmLevel = hightest_pcie_level_enabled;
1264
1265 /* set pcieDpmLevel to lowest_pcie_level_enabled */
1266 levels[0].pcieDpmLevel = lowest_pcie_level_enabled;
1267
1268 /* set pcieDpmLevel to mid_pcie_level_enabled */
1269 levels[1].pcieDpmLevel = mid_pcie_level_enabled;
1270 }
1271 /* level count will send to smc once at init smc table and never change */
2cc0c0b5 1272 result = polaris10_copy_bytes_to_smc(hwmgr->smumgr, array, (uint8_t *)levels,
a23eefa2
RZ		 1273 (uint32_t)array_size, data->sram_end);
1274
1275 return result;
1276}
1277
2cc0c0b5 1278static int polaris10_populate_single_memory_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1279 uint32_t clock, struct SMU74_Discrete_MemoryLevel *mem_level)
1280{
2cc0c0b5 1281 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1282 struct phm_ppt_v1_information *table_info =
1283 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1284 int result = 0;
1285 struct cgs_display_info info = {0, 0, NULL};
1286
1287 cgs_get_active_displays_info(hwmgr->device, &info);
1288
1289 if (table_info->vdd_dep_on_mclk) {
2cc0c0b5 1290 result = polaris10_get_dependency_volt_by_clk(hwmgr,
a23eefa2
RZ		 1291 table_info->vdd_dep_on_mclk, clock,
1292 &mem_level->MinVoltage, &mem_level->MinMvdd);
1293 PP_ASSERT_WITH_CODE((0 == result),
1294 "can not find MinVddc voltage value from memory "
1295 "VDDC voltage dependency table", return result);
1296 }
1297
1298 mem_level->MclkFrequency = clock;
1299 mem_level->StutterEnable = 0;
1300 mem_level->EnabledForThrottle = 1;
1301 mem_level->EnabledForActivity = 0;
1302 mem_level->UpHyst = 0;
1303 mem_level->DownHyst = 100;
1304 mem_level->VoltageDownHyst = 0;
1305 mem_level->ActivityLevel = (uint16_t)data->mclk_activity_target;
1306 mem_level->StutterEnable = false;
1307
1308 mem_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;
1309
1310 data->display_timing.num_existing_displays = info.display_count;
1311
1312 if ((data->mclk_stutter_mode_threshold) &&
1313 (clock <= data->mclk_stutter_mode_threshold) &&
1314 (PHM_READ_FIELD(hwmgr->device, DPG_PIPE_STUTTER_CONTROL,
1315 STUTTER_ENABLE) & 0x1))
1316 mem_level->StutterEnable = true;
1317
1318 if (!result) {
1319 CONVERT_FROM_HOST_TO_SMC_UL(mem_level->MinMvdd);
1320 CONVERT_FROM_HOST_TO_SMC_UL(mem_level->MclkFrequency);
1321 CONVERT_FROM_HOST_TO_SMC_US(mem_level->ActivityLevel);
1322 CONVERT_FROM_HOST_TO_SMC_UL(mem_level->MinVoltage);
1323 }
1324 return result;
1325}
1326
1327/**
1328* Populates all SMC MCLK levels' structure based on the trimmed allowed dpm memory clock states
1329*
1330* @param hwmgr the address of the hardware manager
1331*/
2cc0c0b5 1332static int polaris10_populate_all_memory_levels(struct pp_hwmgr *hwmgr)
a23eefa2 1333{
2cc0c0b5
FC		 1334 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
1335 struct polaris10_dpm_table *dpm_table = &data->dpm_table;
a23eefa2
RZ		 1336 int result;
1337 /* populate MCLK dpm table to SMU7 */
1338 uint32_t array = data->dpm_table_start +
1339 offsetof(SMU74_Discrete_DpmTable, MemoryLevel);
1340 uint32_t array_size = sizeof(SMU74_Discrete_MemoryLevel) *
1341 SMU74_MAX_LEVELS_MEMORY;
1342 struct SMU74_Discrete_MemoryLevel *levels =
1343 data->smc_state_table.MemoryLevel;
1344 uint32_t i;
1345
1346 for (i = 0; i < dpm_table->mclk_table.count; i++) {
1347 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value),
1348 "can not populate memory level as memory clock is zero",
1349 return -EINVAL);
2cc0c0b5 1350 result = polaris10_populate_single_memory_level(hwmgr,
a23eefa2
RZ		 1351 dpm_table->mclk_table.dpm_levels[i].value,
1352 &levels[i]);
b4c6f99e
RZ		 1353 if (i == dpm_table->mclk_table.count - 1) {
1354 levels[i].DisplayWatermark = PPSMC_DISPLAY_WATERMARK_HIGH;
1355 levels[i].EnabledForActivity = 1;
1356 }
a23eefa2
RZ		 1357 if (result)
1358 return result;
1359 }
1360
a23eefa2
RZ		 1361 /* in order to prevent MC activity from stutter mode to push DPM up.
1362 * the UVD change complements this by putting the MCLK in
1363 * a higher state by default such that we are not effected by
1364 * up threshold or and MCLK DPM latency.
1365 */
1366 levels[0].ActivityLevel = (uint16_t)data->mclk_dpm0_activity_target;
1367 CONVERT_FROM_HOST_TO_SMC_US(levels[0].ActivityLevel);
1368
1369 data->smc_state_table.MemoryDpmLevelCount =
1370 (uint8_t)dpm_table->mclk_table.count;
1371 data->dpm_level_enable_mask.mclk_dpm_enable_mask =
1372 phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);
a23eefa2
RZ		 1373
1374 /* level count will send to smc once at init smc table and never change */
2cc0c0b5 1375 result = polaris10_copy_bytes_to_smc(hwmgr->smumgr, array, (uint8_t *)levels,
a23eefa2
RZ		 1376 (uint32_t)array_size, data->sram_end);
1377
1378 return result;
1379}
1380
1381/**
1382* Populates the SMC MVDD structure using the provided memory clock.
1383*
1384* @param hwmgr the address of the hardware manager
1385* @param mclk the MCLK value to be used in the decision if MVDD should be high or low.
1386* @param voltage the SMC VOLTAGE structure to be populated
1387*/
2cc0c0b5 1388int polaris10_populate_mvdd_value(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1389 uint32_t mclk, SMIO_Pattern *smio_pat)
1390{
2cc0c0b5 1391 const struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1392 struct phm_ppt_v1_information *table_info =
1393 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1394 uint32_t i = 0;
1395
2cc0c0b5 1396 if (POLARIS10_VOLTAGE_CONTROL_NONE != data->mvdd_control) {
a23eefa2
RZ		 1397 /* find mvdd value which clock is more than request */
1398 for (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) {
1399 if (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) {
1400 smio_pat->Voltage = data->mvdd_voltage_table.entries[i].value;
1401 break;
1402 }
1403 }
1404 PP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count,
1405 "MVDD Voltage is outside the supported range.",
1406 return -EINVAL);
1407 } else
1408 return -EINVAL;
1409
1410 return 0;
1411}
1412
2cc0c0b5 1413static int polaris10_populate_smc_acpi_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1414 SMU74_Discrete_DpmTable *table)
1415{
1416 int result = 0;
1417 uint32_t sclk_frequency;
2cc0c0b5 1418 const struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1419 struct phm_ppt_v1_information *table_info =
1420 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1421 SMIO_Pattern vol_level;
1422 uint32_t mvdd;
1423 uint16_t us_mvdd;
1424
1425 table->ACPILevel.Flags &= ~PPSMC_SWSTATE_FLAG_DC;
1426
1427 if (!data->sclk_dpm_key_disabled) {
1428 /* Get MinVoltage and Frequency from DPM0,
1429 * already converted to SMC_UL */
1430 sclk_frequency = data->dpm_table.sclk_table.dpm_levels[0].value;
2cc0c0b5 1431 result = polaris10_get_dependency_volt_by_clk(hwmgr,
a23eefa2
RZ		 1432 table_info->vdd_dep_on_sclk,
1433 table->ACPILevel.SclkFrequency,
1434 &table->ACPILevel.MinVoltage, &mvdd);
1435 PP_ASSERT_WITH_CODE((0 == result),
1436 "Cannot find ACPI VDDC voltage value "
1437 "in Clock Dependency Table", );
1438 } else {
1439 sclk_frequency = data->vbios_boot_state.sclk_bootup_value;
1440 table->ACPILevel.MinVoltage =
1441 data->vbios_boot_state.vddc_bootup_value * VOLTAGE_SCALE;
1442 }
1443
2cc0c0b5 1444 result = polaris10_calculate_sclk_params(hwmgr, sclk_frequency, &(table->ACPILevel.SclkSetting));
a23eefa2
RZ		 1445 PP_ASSERT_WITH_CODE(result == 0, "Error retrieving Engine Clock dividers from VBIOS.", return result);
1446
1447 table->ACPILevel.DeepSleepDivId = 0;
1448 table->ACPILevel.CcPwrDynRm = 0;
1449 table->ACPILevel.CcPwrDynRm1 = 0;
1450
1451 CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.Flags);
1452 CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.MinVoltage);
1453 CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm);
1454 CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm1);
1455
1456 CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SclkSetting.SclkFrequency);
1457 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw_int);
1458 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw_frac);
1459 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Pcc_fcw_int);
e85c7d66 1460 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Sclk_slew_rate);
1461 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Pcc_up_slew_rate);
1462 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Pcc_down_slew_rate);
a23eefa2
RZ		 1463 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw1_int);
1464 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw1_frac);
e85c7d66 1465 CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Sclk_ss_slew_rate);
a23eefa2
RZ		 1466
1467 if (!data->mclk_dpm_key_disabled) {
1468 /* Get MinVoltage and Frequency from DPM0, already converted to SMC_UL */
1469 table->MemoryACPILevel.MclkFrequency =
1470 data->dpm_table.mclk_table.dpm_levels[0].value;
2cc0c0b5 1471 result = polaris10_get_dependency_volt_by_clk(hwmgr,
a23eefa2
RZ		 1472 table_info->vdd_dep_on_mclk,
1473 table->MemoryACPILevel.MclkFrequency,
1474 &table->MemoryACPILevel.MinVoltage, &mvdd);
1475 PP_ASSERT_WITH_CODE((0 == result),
1476 "Cannot find ACPI VDDCI voltage value "
1477 "in Clock Dependency Table",
1478 );
1479 } else {
1480 table->MemoryACPILevel.MclkFrequency =
1481 data->vbios_boot_state.mclk_bootup_value;
1482 table->MemoryACPILevel.MinVoltage =
1483 data->vbios_boot_state.vddci_bootup_value * VOLTAGE_SCALE;
1484 }
1485
1486 us_mvdd = 0;
2cc0c0b5 1487 if ((POLARIS10_VOLTAGE_CONTROL_NONE == data->mvdd_control) ||
a23eefa2
RZ		 1488 (data->mclk_dpm_key_disabled))
1489 us_mvdd = data->vbios_boot_state.mvdd_bootup_value;
1490 else {
2cc0c0b5 1491 if (!polaris10_populate_mvdd_value(hwmgr,
a23eefa2
RZ		 1492 data->dpm_table.mclk_table.dpm_levels[0].value,
1493 &vol_level))
1494 us_mvdd = vol_level.Voltage;
1495 }
1496
2cc0c0b5 1497 if (0 == polaris10_populate_mvdd_value(hwmgr, 0, &vol_level))
a23eefa2
RZ		 1498 table->MemoryACPILevel.MinMvdd = PP_HOST_TO_SMC_UL(vol_level.Voltage);
1499 else
1500 table->MemoryACPILevel.MinMvdd = 0;
1501
1502 table->MemoryACPILevel.StutterEnable = false;
1503
1504 table->MemoryACPILevel.EnabledForThrottle = 0;
1505 table->MemoryACPILevel.EnabledForActivity = 0;
1506 table->MemoryACPILevel.UpHyst = 0;
1507 table->MemoryACPILevel.DownHyst = 100;
1508 table->MemoryACPILevel.VoltageDownHyst = 0;
1509 table->MemoryACPILevel.ActivityLevel =
1510 PP_HOST_TO_SMC_US((uint16_t)data->mclk_activity_target);
1511
1512 CONVERT_FROM_HOST_TO_SMC_UL(table->MemoryACPILevel.MclkFrequency);
1513 CONVERT_FROM_HOST_TO_SMC_UL(table->MemoryACPILevel.MinVoltage);
1514
1515 return result;
1516}
1517
2cc0c0b5 1518static int polaris10_populate_smc_vce_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1519 SMU74_Discrete_DpmTable *table)
1520{
1521 int result = -EINVAL;
1522 uint8_t count;
1523 struct pp_atomctrl_clock_dividers_vi dividers;
1524 struct phm_ppt_v1_information *table_info =
1525 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1526 struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =
1527 table_info->mm_dep_table;
2cc0c0b5 1528 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1529
1530 table->VceLevelCount = (uint8_t)(mm_table->count);
1531 table->VceBootLevel = 0;
1532
1533 for (count = 0; count < table->VceLevelCount; count++) {
1534 table->VceLevel[count].Frequency = mm_table->entries[count].eclk;
681ed01c 1535 table->VceLevel[count].MinVoltage = 0;
a23eefa2
RZ		 1536 table->VceLevel[count].MinVoltage |=
1537 (mm_table->entries[count].vddc * VOLTAGE_SCALE) << VDDC_SHIFT;
1538 table->VceLevel[count].MinVoltage |=
1539 ((mm_table->entries[count].vddc - data->vddc_vddci_delta) *
1540 VOLTAGE_SCALE) << VDDCI_SHIFT;
1541 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT;
1542
1543 /*retrieve divider value for VBIOS */
1544 result = atomctrl_get_dfs_pll_dividers_vi(hwmgr,
1545 table->VceLevel[count].Frequency, &dividers);
1546 PP_ASSERT_WITH_CODE((0 == result),
1547 "can not find divide id for VCE engine clock",
1548 return result);
1549
1550 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider;
1551
1552 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency);
1553 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage);
1554 }
1555 return result;
1556}
1557
2cc0c0b5 1558static int polaris10_populate_smc_samu_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1559 SMU74_Discrete_DpmTable *table)
1560{
1561 int result = -EINVAL;
1562 uint8_t count;
1563 struct pp_atomctrl_clock_dividers_vi dividers;
1564 struct phm_ppt_v1_information *table_info =
1565 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1566 struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =
1567 table_info->mm_dep_table;
2cc0c0b5 1568 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1569
1570 table->SamuBootLevel = 0;
1571 table->SamuLevelCount = (uint8_t)(mm_table->count);
1572
1573 for (count = 0; count < table->SamuLevelCount; count++) {
1574 /* not sure whether we need evclk or not */
681ed01c 1575 table->SamuLevel[count].MinVoltage = 0;
a23eefa2
RZ		 1576 table->SamuLevel[count].Frequency = mm_table->entries[count].samclock;
1577 table->SamuLevel[count].MinVoltage |= (mm_table->entries[count].vddc *
1578 VOLTAGE_SCALE) << VDDC_SHIFT;
1579 table->SamuLevel[count].MinVoltage |= ((mm_table->entries[count].vddc -
1580 data->vddc_vddci_delta) * VOLTAGE_SCALE) << VDDCI_SHIFT;
1581 table->SamuLevel[count].MinVoltage |= 1 << PHASES_SHIFT;
1582
1583 /* retrieve divider value for VBIOS */
1584 result = atomctrl_get_dfs_pll_dividers_vi(hwmgr,
1585 table->SamuLevel[count].Frequency, &dividers);
1586 PP_ASSERT_WITH_CODE((0 == result),
1587 "can not find divide id for samu clock", return result);
1588
1589 table->SamuLevel[count].Divider = (uint8_t)dividers.pll_post_divider;
1590
1591 CONVERT_FROM_HOST_TO_SMC_UL(table->SamuLevel[count].Frequency);
1592 CONVERT_FROM_HOST_TO_SMC_UL(table->SamuLevel[count].MinVoltage);
1593 }
1594 return result;
1595}
1596
2cc0c0b5 1597static int polaris10_populate_memory_timing_parameters(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1598 int32_t eng_clock, int32_t mem_clock,
1599 SMU74_Discrete_MCArbDramTimingTableEntry *arb_regs)
1600{
1601 uint32_t dram_timing;
1602 uint32_t dram_timing2;
1603 uint32_t burst_time;
1604 int result;
1605
1606 result = atomctrl_set_engine_dram_timings_rv770(hwmgr,
1607 eng_clock, mem_clock);
1608 PP_ASSERT_WITH_CODE(result == 0,
1609 "Error calling VBIOS to set DRAM_TIMING.", return result);
1610
1611 dram_timing = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING);
1612 dram_timing2 = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2);
1613 burst_time = PHM_READ_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE0);
1614
1615
1616 arb_regs->McArbDramTiming = PP_HOST_TO_SMC_UL(dram_timing);
1617 arb_regs->McArbDramTiming2 = PP_HOST_TO_SMC_UL(dram_timing2);
1618 arb_regs->McArbBurstTime = (uint8_t)burst_time;
1619
1620 return 0;
1621}
1622
2cc0c0b5 1623static int polaris10_program_memory_timing_parameters(struct pp_hwmgr *hwmgr)
a23eefa2 1624{
2cc0c0b5 1625 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1626 struct SMU74_Discrete_MCArbDramTimingTable arb_regs;
1627 uint32_t i, j;
1628 int result = 0;
1629
1630 for (i = 0; i < data->dpm_table.sclk_table.count; i++) {
1631 for (j = 0; j < data->dpm_table.mclk_table.count; j++) {
2cc0c0b5 1632 result = polaris10_populate_memory_timing_parameters(hwmgr,
a23eefa2
RZ		 1633 data->dpm_table.sclk_table.dpm_levels[i].value,
1634 data->dpm_table.mclk_table.dpm_levels[j].value,
1635 &arb_regs.entries[i][j]);
1636 if (result == 0)
1637 result = atomctrl_set_ac_timing_ai(hwmgr, data->dpm_table.mclk_table.dpm_levels[j].value, j);
1638 if (result != 0)
1639 return result;
1640 }
1641 }
1642
2cc0c0b5 1643 result = polaris10_copy_bytes_to_smc(
a23eefa2
RZ		 1644 hwmgr->smumgr,
1645 data->arb_table_start,
1646 (uint8_t *)&arb_regs,
1647 sizeof(SMU74_Discrete_MCArbDramTimingTable),
1648 data->sram_end);
1649 return result;
1650}
1651
2cc0c0b5 1652static int polaris10_populate_smc_uvd_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1653 struct SMU74_Discrete_DpmTable *table)
1654{
1655 int result = -EINVAL;
1656 uint8_t count;
1657 struct pp_atomctrl_clock_dividers_vi dividers;
1658 struct phm_ppt_v1_information *table_info =
1659 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1660 struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =
1661 table_info->mm_dep_table;
2cc0c0b5 1662 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1663
1664 table->UvdLevelCount = (uint8_t)(mm_table->count);
1665 table->UvdBootLevel = 0;
1666
1667 for (count = 0; count < table->UvdLevelCount; count++) {
681ed01c 1668 table->UvdLevel[count].MinVoltage = 0;
a23eefa2
RZ		 1669 table->UvdLevel[count].VclkFrequency = mm_table->entries[count].vclk;
1670 table->UvdLevel[count].DclkFrequency = mm_table->entries[count].dclk;
1671 table->UvdLevel[count].MinVoltage |= (mm_table->entries[count].vddc *
1672 VOLTAGE_SCALE) << VDDC_SHIFT;
1673 table->UvdLevel[count].MinVoltage |= ((mm_table->entries[count].vddc -
1674 data->vddc_vddci_delta) * VOLTAGE_SCALE) << VDDCI_SHIFT;
1675 table->UvdLevel[count].MinVoltage |= 1 << PHASES_SHIFT;
1676
1677 /* retrieve divider value for VBIOS */
1678 result = atomctrl_get_dfs_pll_dividers_vi(hwmgr,
1679 table->UvdLevel[count].VclkFrequency, &dividers);
1680 PP_ASSERT_WITH_CODE((0 == result),
1681 "can not find divide id for Vclk clock", return result);
1682
1683 table->UvdLevel[count].VclkDivider = (uint8_t)dividers.pll_post_divider;
1684
1685 result = atomctrl_get_dfs_pll_dividers_vi(hwmgr,
1686 table->UvdLevel[count].DclkFrequency, &dividers);
1687 PP_ASSERT_WITH_CODE((0 == result),
1688 "can not find divide id for Dclk clock", return result);
1689
1690 table->UvdLevel[count].DclkDivider = (uint8_t)dividers.pll_post_divider;
1691
1692 CONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].VclkFrequency);
1693 CONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].DclkFrequency);
1694 CONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].MinVoltage);
1695
1696 }
1697 return result;
1698}
1699
2cc0c0b5 1700static int polaris10_populate_smc_boot_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1701 struct SMU74_Discrete_DpmTable *table)
1702{
1703 int result = 0;
2cc0c0b5 1704 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1705
1706 table->GraphicsBootLevel = 0;
1707 table->MemoryBootLevel = 0;
1708
1709 /* find boot level from dpm table */
1710 result = phm_find_boot_level(&(data->dpm_table.sclk_table),
1711 data->vbios_boot_state.sclk_bootup_value,
1712 (uint32_t *)&(table->GraphicsBootLevel));
1713
1714 result = phm_find_boot_level(&(data->dpm_table.mclk_table),
1715 data->vbios_boot_state.mclk_bootup_value,
1716 (uint32_t *)&(table->MemoryBootLevel));
1717
1718 table->BootVddc = data->vbios_boot_state.vddc_bootup_value *
1719 VOLTAGE_SCALE;
1720 table->BootVddci = data->vbios_boot_state.vddci_bootup_value *
1721 VOLTAGE_SCALE;
1722 table->BootMVdd = data->vbios_boot_state.mvdd_bootup_value *
1723 VOLTAGE_SCALE;
1724
1725 CONVERT_FROM_HOST_TO_SMC_US(table->BootVddc);
1726 CONVERT_FROM_HOST_TO_SMC_US(table->BootVddci);
1727 CONVERT_FROM_HOST_TO_SMC_US(table->BootMVdd);
1728
1729 return 0;
1730}
1731
1732
2cc0c0b5 1733static int polaris10_populate_smc_initailial_state(struct pp_hwmgr *hwmgr)
a23eefa2 1734{
2cc0c0b5 1735 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1736 struct phm_ppt_v1_information *table_info =
1737 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1738 uint8_t count, level;
1739
1740 count = (uint8_t)(table_info->vdd_dep_on_sclk->count);
1741
1742 for (level = 0; level < count; level++) {
1743 if (table_info->vdd_dep_on_sclk->entries[level].clk >=
1744 data->vbios_boot_state.sclk_bootup_value) {
1745 data->smc_state_table.GraphicsBootLevel = level;
1746 break;
1747 }
1748 }
1749
1750 count = (uint8_t)(table_info->vdd_dep_on_mclk->count);
1751 for (level = 0; level < count; level++) {
1752 if (table_info->vdd_dep_on_mclk->entries[level].clk >=
1753 data->vbios_boot_state.mclk_bootup_value) {
1754 data->smc_state_table.MemoryBootLevel = level;
1755 break;
1756 }
1757 }
1758
1759 return 0;
1760}
1761
2cc0c0b5 1762static int polaris10_populate_clock_stretcher_data_table(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 1763{
1764 uint32_t ro, efuse, efuse2, clock_freq, volt_without_cks,
1765 volt_with_cks, value;
1766 uint16_t clock_freq_u16;
2cc0c0b5 1767 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1768 uint8_t type, i, j, cks_setting, stretch_amount, stretch_amount2,
1769 volt_offset = 0;
1770 struct phm_ppt_v1_information *table_info =
1771 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1772 struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table =
1773 table_info->vdd_dep_on_sclk;
1774
1775 stretch_amount = (uint8_t)table_info->cac_dtp_table->usClockStretchAmount;
1776
1777 /* Read SMU_Eefuse to read and calculate RO and determine
1778 * if the part is SS or FF. if RO >= 1660MHz, part is FF.
1779 */
1780 efuse = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,
1781 ixSMU_EFUSE_0 + (146 * 4));
1782 efuse2 = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,
1783 ixSMU_EFUSE_0 + (148 * 4));
1784 efuse &= 0xFF000000;
1785 efuse = efuse >> 24;
1786 efuse2 &= 0xF;
1787
1788 if (efuse2 == 1)
1789 ro = (2300 - 1350) * efuse / 255 + 1350;
1790 else
1791 ro = (2500 - 1000) * efuse / 255 + 1000;
1792
1793 if (ro >= 1660)
1794 type = 0;
1795 else
1796 type = 1;
1797
1798 /* Populate Stretch amount */
1799 data->smc_state_table.ClockStretcherAmount = stretch_amount;
1800
1801 /* Populate Sclk_CKS_masterEn0_7 and Sclk_voltageOffset */
1802 for (i = 0; i < sclk_table->count; i++) {
1803 data->smc_state_table.Sclk_CKS_masterEn0_7 |=
1804 sclk_table->entries[i].cks_enable << i;
1805 volt_without_cks = (uint32_t)((14041 *
1806 (sclk_table->entries[i].clk/100) / 10000 + 3571 + 75 - ro) * 1000 /
1807 (4026 - (13924 * (sclk_table->entries[i].clk/100) / 10000)));
1808 volt_with_cks = (uint32_t)((13946 *
1809 (sclk_table->entries[i].clk/100) / 10000 + 3320 + 45 - ro) * 1000 /
1810 (3664 - (11454 * (sclk_table->entries[i].clk/100) / 10000)));
1811 if (volt_without_cks >= volt_with_cks)
1812 volt_offset = (uint8_t)(((volt_without_cks - volt_with_cks +
1813 sclk_table->entries[i].cks_voffset) * 100 / 625) + 1);
1814 data->smc_state_table.Sclk_voltageOffset[i] = volt_offset;
1815 }
1816
1817 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,
1818 STRETCH_ENABLE, 0x0);
1819 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,
1820 masterReset, 0x1);
1821 /* PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE, staticEnable, 0x1); */
1822 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,
1823 masterReset, 0x0);
1824
1825 /* Populate CKS Lookup Table */
1826 if (stretch_amount == 1 || stretch_amount == 2 || stretch_amount == 5)
1827 stretch_amount2 = 0;
1828 else if (stretch_amount == 3 || stretch_amount == 4)
1829 stretch_amount2 = 1;
1830 else {
1831 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
1832 PHM_PlatformCaps_ClockStretcher);
1833 PP_ASSERT_WITH_CODE(false,
1834 "Stretch Amount in PPTable not supported\n",
1835 return -EINVAL);
1836 }
1837
1838 value = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,
1839 ixPWR_CKS_CNTL);
1840 value &= 0xFFC2FF87;
1841 data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].minFreq =
2cc0c0b5 1842 polaris10_clock_stretcher_lookup_table[stretch_amount2][0];
a23eefa2 1843 data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].maxFreq =
2cc0c0b5 1844 polaris10_clock_stretcher_lookup_table[stretch_amount2][1];
a23eefa2
RZ		 1845 clock_freq_u16 = (uint16_t)(PP_SMC_TO_HOST_UL(data->smc_state_table.
1846 GraphicsLevel[data->smc_state_table.GraphicsDpmLevelCount - 1].SclkSetting.SclkFrequency) / 100);
2cc0c0b5
FC		 1847 if (polaris10_clock_stretcher_lookup_table[stretch_amount2][0] < clock_freq_u16
1848 && polaris10_clock_stretcher_lookup_table[stretch_amount2][1] > clock_freq_u16) {
a23eefa2 1849 /* Program PWR_CKS_CNTL. CKS_USE_FOR_LOW_FREQ */
2cc0c0b5 1850 value |= (polaris10_clock_stretcher_lookup_table[stretch_amount2][3]) << 16;
a23eefa2 1851 /* Program PWR_CKS_CNTL. CKS_LDO_REFSEL */
2cc0c0b5 1852 value |= (polaris10_clock_stretcher_lookup_table[stretch_amount2][2]) << 18;
a23eefa2 1853 /* Program PWR_CKS_CNTL. CKS_STRETCH_AMOUNT */
2cc0c0b5
FC		 1854 value |= (polaris10_clock_stretch_amount_conversion
1855 [polaris10_clock_stretcher_lookup_table[stretch_amount2][3]]
a23eefa2
RZ		 1856 [stretch_amount]) << 3;
1857 }
1858 CONVERT_FROM_HOST_TO_SMC_US(data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].minFreq);
1859 CONVERT_FROM_HOST_TO_SMC_US(data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].maxFreq);
1860 data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].setting =
2cc0c0b5 1861 polaris10_clock_stretcher_lookup_table[stretch_amount2][2] & 0x7F;
a23eefa2 1862 data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].setting |=
2cc0c0b5 1863 (polaris10_clock_stretcher_lookup_table[stretch_amount2][3]) << 7;
a23eefa2
RZ		 1864
1865 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
1866 ixPWR_CKS_CNTL, value);
1867
1868 /* Populate DDT Lookup Table */
1869 for (i = 0; i < 4; i++) {
1870 /* Assign the minimum and maximum VID stored
1871 * in the last row of Clock Stretcher Voltage Table.
1872 */
1873 data->smc_state_table.ClockStretcherDataTable.ClockStretcherDataTableEntry[i].minVID =
2cc0c0b5 1874 (uint8_t) polaris10_clock_stretcher_ddt_table[type][i][2];
a23eefa2 1875 data->smc_state_table.ClockStretcherDataTable.ClockStretcherDataTableEntry[i].maxVID =
2cc0c0b5 1876 (uint8_t) polaris10_clock_stretcher_ddt_table[type][i][3];
a23eefa2
RZ		 1877 /* Loop through each SCLK and check the frequency
1878 * to see if it lies within the frequency for clock stretcher.
1879 */
1880 for (j = 0; j < data->smc_state_table.GraphicsDpmLevelCount; j++) {
1881 cks_setting = 0;
1882 clock_freq = PP_SMC_TO_HOST_UL(
1883 data->smc_state_table.GraphicsLevel[j].SclkSetting.SclkFrequency);
1884 /* Check the allowed frequency against the sclk level[j].
1885 * Sclk's endianness has already been converted,
1886 * and it's in 10Khz unit,
1887 * as opposed to Data table, which is in Mhz unit.
1888 */
2cc0c0b5 1889 if (clock_freq >= (polaris10_clock_stretcher_ddt_table[type][i][0]) * 100) {
a23eefa2 1890 cks_setting |= 0x2;
2cc0c0b5 1891 if (clock_freq < (polaris10_clock_stretcher_ddt_table[type][i][1]) * 100)
a23eefa2
RZ		 1892 cks_setting |= 0x1;
1893 }
1894 data->smc_state_table.ClockStretcherDataTable.ClockStretcherDataTableEntry[i].setting
1895 |= cks_setting << (j * 2);
1896 }
1897 CONVERT_FROM_HOST_TO_SMC_US(
1898 data->smc_state_table.ClockStretcherDataTable.ClockStretcherDataTableEntry[i].setting);
1899 }
1900
1901 value = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL);
1902 value &= 0xFFFFFFFE;
1903 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL, value);
1904
1905 return 0;
1906}
1907
1908/**
1909* Populates the SMC VRConfig field in DPM table.
1910*
1911* @param hwmgr the address of the hardware manager
1912* @param table the SMC DPM table structure to be populated
1913* @return always 0
1914*/
2cc0c0b5 1915static int polaris10_populate_vr_config(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 1916 struct SMU74_Discrete_DpmTable *table)
1917{
2cc0c0b5 1918 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1919 uint16_t config;
1920
1921 config = VR_MERGED_WITH_VDDC;
1922 table->VRConfig |= (config << VRCONF_VDDGFX_SHIFT);
1923
1924 /* Set Vddc Voltage Controller */
2cc0c0b5 1925 if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->voltage_control) {
a23eefa2
RZ		 1926 config = VR_SVI2_PLANE_1;
1927 table->VRConfig |= config;
1928 } else {
1929 PP_ASSERT_WITH_CODE(false,
1930 "VDDC should be on SVI2 control in merged mode!",
1931 );
1932 }
1933 /* Set Vddci Voltage Controller */
2cc0c0b5 1934 if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->vddci_control) {
a23eefa2
RZ		 1935 config = VR_SVI2_PLANE_2; /* only in merged mode */
1936 table->VRConfig |= (config << VRCONF_VDDCI_SHIFT);
2cc0c0b5 1937 } else if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->vddci_control) {
a23eefa2
RZ		 1938 config = VR_SMIO_PATTERN_1;
1939 table->VRConfig |= (config << VRCONF_VDDCI_SHIFT);
1940 } else {
1941 config = VR_STATIC_VOLTAGE;
1942 table->VRConfig |= (config << VRCONF_VDDCI_SHIFT);
1943 }
1944 /* Set Mvdd Voltage Controller */
2cc0c0b5 1945 if (POLARIS10_VOLTAGE_CONTROL_BY_SVID2 == data->mvdd_control) {
a23eefa2
RZ		 1946 config = VR_SVI2_PLANE_2;
1947 table->VRConfig |= (config << VRCONF_MVDD_SHIFT);
2cc0c0b5 1948 } else if (POLARIS10_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {
a23eefa2
RZ		 1949 config = VR_SMIO_PATTERN_2;
1950 table->VRConfig |= (config << VRCONF_MVDD_SHIFT);
1951 } else {
1952 config = VR_STATIC_VOLTAGE;
1953 table->VRConfig |= (config << VRCONF_MVDD_SHIFT);
1954 }
1955
1956 return 0;
1957}
1958
1959/**
1960* Initializes the SMC table and uploads it
1961*
1962* @param hwmgr the address of the powerplay hardware manager.
1963* @return always 0
1964*/
2cc0c0b5 1965static int polaris10_init_smc_table(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 1966{
1967 int result;
2cc0c0b5 1968 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 1969 struct phm_ppt_v1_information *table_info =
1970 (struct phm_ppt_v1_information *)(hwmgr->pptable);
1971 struct SMU74_Discrete_DpmTable *table = &(data->smc_state_table);
2cc0c0b5 1972 const struct polaris10_ulv_parm *ulv = &(data->ulv);
a23eefa2
RZ		 1973 uint8_t i;
1974 struct pp_atomctrl_gpio_pin_assignment gpio_pin;
e85c7d66 1975 pp_atomctrl_clock_dividers_vi dividers;
a23eefa2 1976
2cc0c0b5 1977 result = polaris10_setup_default_dpm_tables(hwmgr);
a23eefa2
RZ		 1978 PP_ASSERT_WITH_CODE(0 == result,
1979 "Failed to setup default DPM tables!", return result);
1980
2cc0c0b5
FC		 1981 if (POLARIS10_VOLTAGE_CONTROL_NONE != data->voltage_control)
1982 polaris10_populate_smc_voltage_tables(hwmgr, table);
a23eefa2 1983
681ed01c 1984 table->SystemFlags = 0;
a23eefa2
RZ		 1985 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
1986 PHM_PlatformCaps_AutomaticDCTransition))
1987 table->SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;
1988
1989 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
1990 PHM_PlatformCaps_StepVddc))
1991 table->SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;
1992
1993 if (data->is_memory_gddr5)
1994 table->SystemFlags |= PPSMC_SYSTEMFLAG_GDDR5;
1995
1996 if (ulv->ulv_supported && table_info->us_ulv_voltage_offset) {
2cc0c0b5 1997 result = polaris10_populate_ulv_state(hwmgr, table);
a23eefa2
RZ		 1998 PP_ASSERT_WITH_CODE(0 == result,
1999 "Failed to initialize ULV state!", return result);
2000 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
2cc0c0b5 2001 ixCG_ULV_PARAMETER, PPPOLARIS10_CGULVPARAMETER_DFLT);
a23eefa2
RZ		 2002 }
2003
2cc0c0b5 2004 result = polaris10_populate_smc_link_level(hwmgr, table);
a23eefa2
RZ		 2005 PP_ASSERT_WITH_CODE(0 == result,
2006 "Failed to initialize Link Level!", return result);
2007
2cc0c0b5 2008 result = polaris10_populate_all_graphic_levels(hwmgr);
a23eefa2
RZ		 2009 PP_ASSERT_WITH_CODE(0 == result,
2010 "Failed to initialize Graphics Level!", return result);
2011
2cc0c0b5 2012 result = polaris10_populate_all_memory_levels(hwmgr);
a23eefa2
RZ		 2013 PP_ASSERT_WITH_CODE(0 == result,
2014 "Failed to initialize Memory Level!", return result);
2015
2cc0c0b5 2016 result = polaris10_populate_smc_acpi_level(hwmgr, table);
a23eefa2
RZ		 2017 PP_ASSERT_WITH_CODE(0 == result,
2018 "Failed to initialize ACPI Level!", return result);
2019
2cc0c0b5 2020 result = polaris10_populate_smc_vce_level(hwmgr, table);
a23eefa2
RZ		 2021 PP_ASSERT_WITH_CODE(0 == result,
2022 "Failed to initialize VCE Level!", return result);
2023
2cc0c0b5 2024 result = polaris10_populate_smc_samu_level(hwmgr, table);
a23eefa2
RZ		 2025 PP_ASSERT_WITH_CODE(0 == result,
2026 "Failed to initialize SAMU Level!", return result);
2027
2028 /* Since only the initial state is completely set up at this point
2029 * (the other states are just copies of the boot state) we only
2030 * need to populate the ARB settings for the initial state.
2031 */
2cc0c0b5 2032 result = polaris10_program_memory_timing_parameters(hwmgr);
a23eefa2
RZ		 2033 PP_ASSERT_WITH_CODE(0 == result,
2034 "Failed to Write ARB settings for the initial state.", return result);
2035
2cc0c0b5 2036 result = polaris10_populate_smc_uvd_level(hwmgr, table);
a23eefa2
RZ		 2037 PP_ASSERT_WITH_CODE(0 == result,
2038 "Failed to initialize UVD Level!", return result);
2039
2cc0c0b5 2040 result = polaris10_populate_smc_boot_level(hwmgr, table);
a23eefa2
RZ		 2041 PP_ASSERT_WITH_CODE(0 == result,
2042 "Failed to initialize Boot Level!", return result);
2043
2cc0c0b5 2044 result = polaris10_populate_smc_initailial_state(hwmgr);
a23eefa2
RZ		 2045 PP_ASSERT_WITH_CODE(0 == result,
2046 "Failed to initialize Boot State!", return result);
2047
2cc0c0b5 2048 result = polaris10_populate_bapm_parameters_in_dpm_table(hwmgr);
a23eefa2
RZ		 2049 PP_ASSERT_WITH_CODE(0 == result,
2050 "Failed to populate BAPM Parameters!", return result);
2051
2052 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2053 PHM_PlatformCaps_ClockStretcher)) {
2cc0c0b5 2054 result = polaris10_populate_clock_stretcher_data_table(hwmgr);
a23eefa2
RZ		 2055 PP_ASSERT_WITH_CODE(0 == result,
2056 "Failed to populate Clock Stretcher Data Table!",
2057 return result);
2058 }
9ab9cf05 2059 table->CurrSclkPllRange = 0xff;
a23eefa2
RZ		 2060 table->GraphicsVoltageChangeEnable = 1;
2061 table->GraphicsThermThrottleEnable = 1;
2062 table->GraphicsInterval = 1;
2063 table->VoltageInterval = 1;
2064 table->ThermalInterval = 1;
2065 table->TemperatureLimitHigh =
2066 table_info->cac_dtp_table->usTargetOperatingTemp *
2cc0c0b5 2067 POLARIS10_Q88_FORMAT_CONVERSION_UNIT;
a23eefa2
RZ		 2068 table->TemperatureLimitLow =
2069 (table_info->cac_dtp_table->usTargetOperatingTemp - 1) *
2cc0c0b5 2070 POLARIS10_Q88_FORMAT_CONVERSION_UNIT;
a23eefa2
RZ		 2071 table->MemoryVoltageChangeEnable = 1;
2072 table->MemoryInterval = 1;
2073 table->VoltageResponseTime = 0;
2074 table->PhaseResponseTime = 0;
2075 table->MemoryThermThrottleEnable = 1;
2076 table->PCIeBootLinkLevel = 0;
2077 table->PCIeGenInterval = 1;
681ed01c 2078 table->VRConfig = 0;
a23eefa2 2079
2cc0c0b5 2080 result = polaris10_populate_vr_config(hwmgr, table);
a23eefa2
RZ		 2081 PP_ASSERT_WITH_CODE(0 == result,
2082 "Failed to populate VRConfig setting!", return result);
2083
2084 table->ThermGpio = 17;
2085 table->SclkStepSize = 0x4000;
2086
2087 if (atomctrl_get_pp_assign_pin(hwmgr, VDDC_VRHOT_GPIO_PINID, &gpio_pin)) {
2088 table->VRHotGpio = gpio_pin.uc_gpio_pin_bit_shift;
2089 } else {
2cc0c0b5 2090 table->VRHotGpio = POLARIS10_UNUSED_GPIO_PIN;
a23eefa2
RZ		 2091 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2092 PHM_PlatformCaps_RegulatorHot);
2093 }
2094
2095 if (atomctrl_get_pp_assign_pin(hwmgr, PP_AC_DC_SWITCH_GPIO_PINID,
2096 &gpio_pin)) {
2097 table->AcDcGpio = gpio_pin.uc_gpio_pin_bit_shift;
2098 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2099 PHM_PlatformCaps_AutomaticDCTransition);
2100 } else {
2cc0c0b5 2101 table->AcDcGpio = POLARIS10_UNUSED_GPIO_PIN;
a23eefa2
RZ		 2102 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2103 PHM_PlatformCaps_AutomaticDCTransition);
2104 }
2105
2106 /* Thermal Output GPIO */
2107 if (atomctrl_get_pp_assign_pin(hwmgr, THERMAL_INT_OUTPUT_GPIO_PINID,
2108 &gpio_pin)) {
2109 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2110 PHM_PlatformCaps_ThermalOutGPIO);
2111
2112 table->ThermOutGpio = gpio_pin.uc_gpio_pin_bit_shift;
2113
2114 /* For porlarity read GPIOPAD_A with assigned Gpio pin
2115 * since VBIOS will program this register to set 'inactive state',
2116 * driver can then determine 'active state' from this and
2117 * program SMU with correct polarity
2118 */
2119 table->ThermOutPolarity = (0 == (cgs_read_register(hwmgr->device, mmGPIOPAD_A)
2120 & (1 << gpio_pin.uc_gpio_pin_bit_shift))) ? 1:0;
2121 table->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_ONLY;
2122
2123 /* if required, combine VRHot/PCC with thermal out GPIO */
2124 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_RegulatorHot)
2125 && phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_CombinePCCWithThermalSignal))
2126 table->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_VRHOT;
2127 } else {
2128 table->ThermOutGpio = 17;
2129 table->ThermOutPolarity = 1;
2130 table->ThermOutMode = SMU7_THERM_OUT_MODE_DISABLE;
2131 }
2132
e85c7d66 2133 /* Populate BIF_SCLK levels into SMC DPM table */
2134 for (i = 0; i <= data->dpm_table.pcie_speed_table.count; i++) {
2135 result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, data->bif_sclk_table[i], &dividers);
2136 PP_ASSERT_WITH_CODE((result == 0), "Can not find DFS divide id for Sclk", return result);
2137
2138 if (i == 0)
2139 table->Ulv.BifSclkDfs = PP_HOST_TO_SMC_US((USHORT)(dividers.pll_post_divider));
2140 else
2141 table->LinkLevel[i-1].BifSclkDfs = PP_HOST_TO_SMC_US((USHORT)(dividers.pll_post_divider));
2142 }
2143
a23eefa2
RZ		 2144 for (i = 0; i < SMU74_MAX_ENTRIES_SMIO; i++)
2145 table->Smio[i] = PP_HOST_TO_SMC_UL(table->Smio[i]);
2146
2147 CONVERT_FROM_HOST_TO_SMC_UL(table->SystemFlags);
2148 CONVERT_FROM_HOST_TO_SMC_UL(table->VRConfig);
2149 CONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask1);
2150 CONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask2);
2151 CONVERT_FROM_HOST_TO_SMC_UL(table->SclkStepSize);
9ab9cf05 2152 CONVERT_FROM_HOST_TO_SMC_UL(table->CurrSclkPllRange);
a23eefa2
RZ		 2153 CONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitHigh);
2154 CONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitLow);
2155 CONVERT_FROM_HOST_TO_SMC_US(table->VoltageResponseTime);
2156 CONVERT_FROM_HOST_TO_SMC_US(table->PhaseResponseTime);
2157
2158 /* Upload all dpm data to SMC memory.(dpm level, dpm level count etc) */
2cc0c0b5 2159 result = polaris10_copy_bytes_to_smc(hwmgr->smumgr,
a23eefa2
RZ		 2160 data->dpm_table_start +
2161 offsetof(SMU74_Discrete_DpmTable, SystemFlags),
2162 (uint8_t *)&(table->SystemFlags),
2163 sizeof(SMU74_Discrete_DpmTable) - 3 * sizeof(SMU74_PIDController),
2164 data->sram_end);
2165 PP_ASSERT_WITH_CODE(0 == result,
2166 "Failed to upload dpm data to SMC memory!", return result);
2167
2168 return 0;
2169}
2170
2171/**
2172* Initialize the ARB DRAM timing table's index field.
2173*
2174* @param hwmgr the address of the powerplay hardware manager.
2175* @return always 0
2176*/
2cc0c0b5 2177static int polaris10_init_arb_table_index(struct pp_hwmgr *hwmgr)
a23eefa2 2178{
2cc0c0b5 2179 const struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2180 uint32_t tmp;
2181 int result;
2182
2183 /* This is a read-modify-write on the first byte of the ARB table.
2184 * The first byte in the SMU73_Discrete_MCArbDramTimingTable structure
2185 * is the field 'current'.
2186 * This solution is ugly, but we never write the whole table only
2187 * individual fields in it.
2188 * In reality this field should not be in that structure
2189 * but in a soft register.
2190 */
2cc0c0b5 2191 result = polaris10_read_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 2192 data->arb_table_start, &tmp, data->sram_end);
2193
2194 if (result)
2195 return result;
2196
2197 tmp &= 0x00FFFFFF;
2198 tmp |= ((uint32_t)MC_CG_ARB_FREQ_F1) << 24;
2199
2cc0c0b5 2200 return polaris10_write_smc_sram_dword(hwmgr->smumgr,
a23eefa2
RZ		 2201 data->arb_table_start, tmp, data->sram_end);
2202}
2203
2cc0c0b5 2204static int polaris10_enable_vrhot_gpio_interrupt(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2205{
2206 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2207 PHM_PlatformCaps_RegulatorHot))
2208 return smum_send_msg_to_smc(hwmgr->smumgr,
2209 PPSMC_MSG_EnableVRHotGPIOInterrupt);
2210
2211 return 0;
2212}
2213
2cc0c0b5 2214static int polaris10_enable_sclk_control(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2215{
2216 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SCLK_PWRMGT_CNTL,
2217 SCLK_PWRMGT_OFF, 0);
2218 return 0;
2219}
2220
2cc0c0b5 2221static int polaris10_enable_ulv(struct pp_hwmgr *hwmgr)
a23eefa2 2222{
2cc0c0b5
FC		 2223 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
2224 struct polaris10_ulv_parm *ulv = &(data->ulv);
a23eefa2
RZ		 2225
2226 if (ulv->ulv_supported)
2227 return smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_EnableULV);
2228
2229 return 0;
2230}
2231
2cc0c0b5 2232static int polaris10_enable_deep_sleep_master_switch(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2233{
2234 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2235 PHM_PlatformCaps_SclkDeepSleep)) {
2236 if (smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_MASTER_DeepSleep_ON))
2237 PP_ASSERT_WITH_CODE(false,
2238 "Attempt to enable Master Deep Sleep switch failed!",
2239 return -1);
2240 } else {
2241 if (smum_send_msg_to_smc(hwmgr->smumgr,
2242 PPSMC_MSG_MASTER_DeepSleep_OFF)) {
2243 PP_ASSERT_WITH_CODE(false,
2244 "Attempt to disable Master Deep Sleep switch failed!",
2245 return -1);
2246 }
2247 }
2248
2249 return 0;
2250}
2251
2cc0c0b5 2252static int polaris10_enable_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)
a23eefa2 2253{
2cc0c0b5 2254 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2255
2256 /* enable SCLK dpm */
2257 if (!data->sclk_dpm_key_disabled)
2258 PP_ASSERT_WITH_CODE(
2259 (0 == smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_DPM_Enable)),
2260 "Failed to enable SCLK DPM during DPM Start Function!",
2261 return -1);
2262
2263 /* enable MCLK dpm */
2264 if (0 == data->mclk_dpm_key_disabled) {
2265
2266 PP_ASSERT_WITH_CODE(
2267 (0 == smum_send_msg_to_smc(hwmgr->smumgr,
2268 PPSMC_MSG_MCLKDPM_Enable)),
2269 "Failed to enable MCLK DPM during DPM Start Function!",
2270 return -1);
2271
2272
2273 PHM_WRITE_FIELD(hwmgr->device, MC_SEQ_CNTL_3, CAC_EN, 0x1);
2274
2275 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixLCAC_MC0_CNTL, 0x5);
2276 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixLCAC_MC1_CNTL, 0x5);
2277 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixLCAC_CPL_CNTL, 0x100005);
2278 udelay(10);
2279 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixLCAC_MC0_CNTL, 0x400005);
2280 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixLCAC_MC1_CNTL, 0x400005);
2281 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixLCAC_CPL_CNTL, 0x500005);
2282 }
2283
2284 return 0;
2285}
2286
2cc0c0b5 2287static int polaris10_start_dpm(struct pp_hwmgr *hwmgr)
a23eefa2 2288{
2cc0c0b5 2289 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2290
2291 /*enable general power management */
2292
2293 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, GENERAL_PWRMGT,
2294 GLOBAL_PWRMGT_EN, 1);
2295
2296 /* enable sclk deep sleep */
2297
2298 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SCLK_PWRMGT_CNTL,
2299 DYNAMIC_PM_EN, 1);
2300
2301 /* prepare for PCIE DPM */
2302
2303 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
2304 data->soft_regs_start + offsetof(SMU74_SoftRegisters,
2305 VoltageChangeTimeout), 0x1000);
2306 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__PCIE,
2307 SWRST_COMMAND_1, RESETLC, 0x0);
e85c7d66 2308/*
a23eefa2
RZ		 2309 PP_ASSERT_WITH_CODE(
2310 (0 == smum_send_msg_to_smc(hwmgr->smumgr,
2311 PPSMC_MSG_Voltage_Cntl_Enable)),
2312 "Failed to enable voltage DPM during DPM Start Function!",
2313 return -1);
e85c7d66 2314*/
a23eefa2 2315
2cc0c0b5 2316 if (polaris10_enable_sclk_mclk_dpm(hwmgr)) {
a23eefa2
RZ		 2317 printk(KERN_ERR "Failed to enable Sclk DPM and Mclk DPM!");
2318 return -1;
2319 }
2320
2321 /* enable PCIE dpm */
2322 if (0 == data->pcie_dpm_key_disabled) {
2323 PP_ASSERT_WITH_CODE(
2324 (0 == smum_send_msg_to_smc(hwmgr->smumgr,
2325 PPSMC_MSG_PCIeDPM_Enable)),
2326 "Failed to enable pcie DPM during DPM Start Function!",
2327 return -1);
2328 }
2329
c8c67448
EH		 2330 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2331 PHM_PlatformCaps_Falcon_QuickTransition)) {
2332 PP_ASSERT_WITH_CODE((0 == smum_send_msg_to_smc(hwmgr->smumgr,
2333 PPSMC_MSG_EnableACDCGPIOInterrupt)),
2334 "Failed to enable AC DC GPIO Interrupt!",
2335 );
2336 }
a23eefa2
RZ		 2337
2338 return 0;
2339}
2340
2cc0c0b5 2341static void polaris10_set_dpm_event_sources(struct pp_hwmgr *hwmgr, uint32_t sources)
a23eefa2
RZ		 2342{
2343 bool protection;
2344 enum DPM_EVENT_SRC src;
2345
2346 switch (sources) {
2347 default:
2348 printk(KERN_ERR "Unknown throttling event sources.");
2349 /* fall through */
2350 case 0:
2351 protection = false;
2352 /* src is unused */
2353 break;
2354 case (1 << PHM_AutoThrottleSource_Thermal):
2355 protection = true;
2356 src = DPM_EVENT_SRC_DIGITAL;
2357 break;
2358 case (1 << PHM_AutoThrottleSource_External):
2359 protection = true;
2360 src = DPM_EVENT_SRC_EXTERNAL;
2361 break;
2362 case (1 << PHM_AutoThrottleSource_External) |
2363 (1 << PHM_AutoThrottleSource_Thermal):
2364 protection = true;
2365 src = DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL;
2366 break;
2367 }
2368 /* Order matters - don't enable thermal protection for the wrong source. */
2369 if (protection) {
2370 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, CG_THERMAL_CTRL,
2371 DPM_EVENT_SRC, src);
2372 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, GENERAL_PWRMGT,
2373 THERMAL_PROTECTION_DIS,
f0911de8 2374 !phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
a23eefa2
RZ		 2375 PHM_PlatformCaps_ThermalController));
2376 } else
2377 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, GENERAL_PWRMGT,
2378 THERMAL_PROTECTION_DIS, 1);
2379}
2380
2cc0c0b5 2381static int polaris10_enable_auto_throttle_source(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 2382 PHM_AutoThrottleSource source)
2383{
2cc0c0b5 2384 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2385
2386 if (!(data->active_auto_throttle_sources & (1 << source))) {
2387 data->active_auto_throttle_sources |= 1 << source;
2cc0c0b5 2388 polaris10_set_dpm_event_sources(hwmgr, data->active_auto_throttle_sources);
a23eefa2
RZ		 2389 }
2390 return 0;
2391}
2392
2cc0c0b5 2393static int polaris10_enable_thermal_auto_throttle(struct pp_hwmgr *hwmgr)
a23eefa2 2394{
2cc0c0b5 2395 return polaris10_enable_auto_throttle_source(hwmgr, PHM_AutoThrottleSource_Thermal);
a23eefa2
RZ		 2396}
2397
2cc0c0b5 2398int polaris10_pcie_performance_request(struct pp_hwmgr *hwmgr)
a23eefa2 2399{
2cc0c0b5 2400 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2401 data->pcie_performance_request = true;
2402
2403 return 0;
2404}
2405
2cc0c0b5 2406int polaris10_enable_dpm_tasks(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2407{
2408 int tmp_result, result = 0;
2cc0c0b5 2409 tmp_result = (!polaris10_is_dpm_running(hwmgr)) ? 0 : -1;
a23eefa2
RZ		 2410 PP_ASSERT_WITH_CODE(result == 0,
2411 "DPM is already running right now, no need to enable DPM!",
2412 return 0);
2413
2cc0c0b5
FC		 2414 if (polaris10_voltage_control(hwmgr)) {
2415 tmp_result = polaris10_enable_voltage_control(hwmgr);
a23eefa2
RZ		 2416 PP_ASSERT_WITH_CODE(tmp_result == 0,
2417 "Failed to enable voltage control!",
2418 result = tmp_result);
2419
2cc0c0b5 2420 tmp_result = polaris10_construct_voltage_tables(hwmgr);
a23eefa2
RZ		 2421 PP_ASSERT_WITH_CODE((0 == tmp_result),
2422 "Failed to contruct voltage tables!",
2423 result = tmp_result);
2424 }
2425
2426 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2427 PHM_PlatformCaps_EngineSpreadSpectrumSupport))
2428 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
2429 GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, 1);
2430
2431 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2432 PHM_PlatformCaps_ThermalController))
2433 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
2434 GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, 0);
2435
2cc0c0b5 2436 tmp_result = polaris10_program_static_screen_threshold_parameters(hwmgr);
a23eefa2
RZ		 2437 PP_ASSERT_WITH_CODE((0 == tmp_result),
2438 "Failed to program static screen threshold parameters!",
2439 result = tmp_result);
2440
2cc0c0b5 2441 tmp_result = polaris10_enable_display_gap(hwmgr);
a23eefa2
RZ		 2442 PP_ASSERT_WITH_CODE((0 == tmp_result),
2443 "Failed to enable display gap!", result = tmp_result);
2444
2cc0c0b5 2445 tmp_result = polaris10_program_voting_clients(hwmgr);
a23eefa2
RZ		 2446 PP_ASSERT_WITH_CODE((0 == tmp_result),
2447 "Failed to program voting clients!", result = tmp_result);
2448
2cc0c0b5 2449 tmp_result = polaris10_process_firmware_header(hwmgr);
a23eefa2
RZ		 2450 PP_ASSERT_WITH_CODE((0 == tmp_result),
2451 "Failed to process firmware header!", result = tmp_result);
2452
2cc0c0b5 2453 tmp_result = polaris10_initial_switch_from_arbf0_to_f1(hwmgr);
a23eefa2
RZ		 2454 PP_ASSERT_WITH_CODE((0 == tmp_result),
2455 "Failed to initialize switch from ArbF0 to F1!",
2456 result = tmp_result);
2457
2cc0c0b5 2458 tmp_result = polaris10_init_smc_table(hwmgr);
a23eefa2
RZ		 2459 PP_ASSERT_WITH_CODE((0 == tmp_result),
2460 "Failed to initialize SMC table!", result = tmp_result);
2461
2cc0c0b5 2462 tmp_result = polaris10_init_arb_table_index(hwmgr);
a23eefa2
RZ		 2463 PP_ASSERT_WITH_CODE((0 == tmp_result),
2464 "Failed to initialize ARB table index!", result = tmp_result);
2465
2cc0c0b5 2466 tmp_result = polaris10_populate_pm_fuses(hwmgr);
a23eefa2
RZ		 2467 PP_ASSERT_WITH_CODE((0 == tmp_result),
2468 "Failed to populate PM fuses!", result = tmp_result);
2469
2cc0c0b5 2470 tmp_result = polaris10_enable_vrhot_gpio_interrupt(hwmgr);
a23eefa2
RZ		 2471 PP_ASSERT_WITH_CODE((0 == tmp_result),
2472 "Failed to enable VR hot GPIO interrupt!", result = tmp_result);
2473
2cc0c0b5 2474 tmp_result = polaris10_enable_sclk_control(hwmgr);
a23eefa2
RZ		 2475 PP_ASSERT_WITH_CODE((0 == tmp_result),
2476 "Failed to enable SCLK control!", result = tmp_result);
2477
2cc0c0b5 2478 tmp_result = polaris10_enable_smc_voltage_controller(hwmgr);
e85c7d66 2479 PP_ASSERT_WITH_CODE((0 == tmp_result),
2480 "Failed to enable voltage control!", result = tmp_result);
2481
2cc0c0b5 2482 tmp_result = polaris10_enable_ulv(hwmgr);
a23eefa2
RZ		 2483 PP_ASSERT_WITH_CODE((0 == tmp_result),
2484 "Failed to enable ULV!", result = tmp_result);
2485
2cc0c0b5 2486 tmp_result = polaris10_enable_deep_sleep_master_switch(hwmgr);
a23eefa2
RZ		 2487 PP_ASSERT_WITH_CODE((0 == tmp_result),
2488 "Failed to enable deep sleep master switch!", result = tmp_result);
2489
2cc0c0b5 2490 tmp_result = polaris10_start_dpm(hwmgr);
a23eefa2
RZ		 2491 PP_ASSERT_WITH_CODE((0 == tmp_result),
2492 "Failed to start DPM!", result = tmp_result);
2493
2cc0c0b5 2494 tmp_result = polaris10_enable_smc_cac(hwmgr);
a23eefa2
RZ		 2495 PP_ASSERT_WITH_CODE((0 == tmp_result),
2496 "Failed to enable SMC CAC!", result = tmp_result);
2497
2cc0c0b5 2498 tmp_result = polaris10_enable_power_containment(hwmgr);
a23eefa2
RZ		 2499 PP_ASSERT_WITH_CODE((0 == tmp_result),
2500 "Failed to enable power containment!", result = tmp_result);
2501
2cc0c0b5 2502 tmp_result = polaris10_power_control_set_level(hwmgr);
a23eefa2
RZ		 2503 PP_ASSERT_WITH_CODE((0 == tmp_result),
2504 "Failed to power control set level!", result = tmp_result);
2505
2cc0c0b5 2506 tmp_result = polaris10_enable_thermal_auto_throttle(hwmgr);
a23eefa2
RZ		 2507 PP_ASSERT_WITH_CODE((0 == tmp_result),
2508 "Failed to enable thermal auto throttle!", result = tmp_result);
2509
2cc0c0b5 2510 tmp_result = polaris10_pcie_performance_request(hwmgr);
a23eefa2 2511 PP_ASSERT_WITH_CODE((0 == tmp_result),
5f88567c 2512 "pcie performance request failed!", result = tmp_result);
a23eefa2
RZ		 2513
2514 return result;
2515}
2516
2cc0c0b5 2517int polaris10_disable_dpm_tasks(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2518{
2519
2520 return 0;
2521}
2522
2cc0c0b5 2523int polaris10_reset_asic_tasks(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2524{
2525
2526 return 0;
2527}
2528
2cc0c0b5 2529int polaris10_hwmgr_backend_fini(struct pp_hwmgr *hwmgr)
a23eefa2 2530{
a72d5604
EH		 2531 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
2532
2533 if (data->soft_pp_table) {
2534 kfree(data->soft_pp_table);
2535 data->soft_pp_table = NULL;
2536 }
2537
a23eefa2
RZ		 2538 return phm_hwmgr_backend_fini(hwmgr);
2539}
2540
2cc0c0b5 2541int polaris10_set_features_platform_caps(struct pp_hwmgr *hwmgr)
a23eefa2 2542{
2cc0c0b5 2543 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2544
2545 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2546 PHM_PlatformCaps_SclkDeepSleep);
2547
f0911de8
RZ		 2548 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2549 PHM_PlatformCaps_DynamicPatchPowerState);
2550
2cc0c0b5 2551 if (data->mvdd_control == POLARIS10_VOLTAGE_CONTROL_NONE)
a23eefa2
RZ		 2552 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2553 PHM_PlatformCaps_EnableMVDDControl);
2554
2cc0c0b5 2555 if (data->vddci_control == POLARIS10_VOLTAGE_CONTROL_NONE)
a23eefa2
RZ		 2556 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2557 PHM_PlatformCaps_ControlVDDCI);
2558
2559 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2560 PHM_PlatformCaps_TablelessHardwareInterface);
2561
2562 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2563 PHM_PlatformCaps_EnableSMU7ThermalManagement);
2564
2565 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2566 PHM_PlatformCaps_DynamicPowerManagement);
2567
f0911de8
RZ		 2568 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2569 PHM_PlatformCaps_UnTabledHardwareInterface);
2570
a23eefa2
RZ		 2571 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2572 PHM_PlatformCaps_TablelessHardwareInterface);
2573
2574 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2575 PHM_PlatformCaps_SMC);
2576
2577 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2578 PHM_PlatformCaps_NonABMSupportInPPLib);
2579
2580 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2581 PHM_PlatformCaps_DynamicUVDState);
2582
a23eefa2 2583 /* power tune caps Assume disabled */
a23eefa2
RZ		 2584 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2585 PHM_PlatformCaps_SQRamping);
2586 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2587 PHM_PlatformCaps_DBRamping);
2588 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2589 PHM_PlatformCaps_TDRamping);
2590 phm_cap_unset(hwmgr->platform_descriptor.platformCaps,
2591 PHM_PlatformCaps_TCPRamping);
2592
f0911de8
RZ		 2593 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2594 PHM_PlatformCaps_PowerContainment);
2595 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2596 PHM_PlatformCaps_CAC);
2597
2598 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2599 PHM_PlatformCaps_RegulatorHot);
2600
2601 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2602 PHM_PlatformCaps_AutomaticDCTransition);
2603
2604 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2605 PHM_PlatformCaps_ODFuzzyFanControlSupport);
2606
2607 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2608 PHM_PlatformCaps_FanSpeedInTableIsRPM);
5de95e55
RZ		 2609 if (hwmgr->chip_id == CHIP_POLARIS11)
2610 phm_cap_set(hwmgr->platform_descriptor.platformCaps,
2611 PHM_PlatformCaps_SPLLShutdownSupport);
a23eefa2
RZ		 2612 return 0;
2613}
2614
2cc0c0b5 2615static void polaris10_init_dpm_defaults(struct pp_hwmgr *hwmgr)
a23eefa2 2616{
2cc0c0b5 2617 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2 2618
2cc0c0b5 2619 polaris10_initialize_power_tune_defaults(hwmgr);
a23eefa2
RZ		 2620
2621 data->pcie_gen_performance.max = PP_PCIEGen1;
2622 data->pcie_gen_performance.min = PP_PCIEGen3;
2623 data->pcie_gen_power_saving.max = PP_PCIEGen1;
2624 data->pcie_gen_power_saving.min = PP_PCIEGen3;
2625 data->pcie_lane_performance.max = 0;
2626 data->pcie_lane_performance.min = 16;
2627 data->pcie_lane_power_saving.max = 0;
2628 data->pcie_lane_power_saving.min = 16;
2629}
2630
2631/**
2632* Get Leakage VDDC based on leakage ID.
2633*
2634* @param hwmgr the address of the powerplay hardware manager.
2635* @return always 0
2636*/
2cc0c0b5 2637static int polaris10_get_evv_voltages(struct pp_hwmgr *hwmgr)
a23eefa2 2638{
2cc0c0b5 2639 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2640 uint16_t vv_id;
2641 uint16_t vddc = 0;
2642 uint16_t i, j;
2643 uint32_t sclk = 0;
2644 struct phm_ppt_v1_information *table_info =
2645 (struct phm_ppt_v1_information *)hwmgr->pptable;
2646 struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table =
2647 table_info->vdd_dep_on_sclk;
2648 int result;
2649
2cc0c0b5 2650 for (i = 0; i < POLARIS10_MAX_LEAKAGE_COUNT; i++) {
a23eefa2
RZ		 2651 vv_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;
2652 if (!phm_get_sclk_for_voltage_evv(hwmgr,
2653 table_info->vddc_lookup_table, vv_id, &sclk)) {
2654 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2655 PHM_PlatformCaps_ClockStretcher)) {
2656 for (j = 1; j < sclk_table->count; j++) {
2657 if (sclk_table->entries[j].clk == sclk &&
2658 sclk_table->entries[j].cks_enable == 0) {
2659 sclk += 5000;
2660 break;
2661 }
2662 }
2663 }
2664
2665
2666 PP_ASSERT_WITH_CODE(0 == atomctrl_get_voltage_evv_on_sclk_ai(hwmgr,
2667 VOLTAGE_TYPE_VDDC, sclk, vv_id, &vddc),
2668 "Error retrieving EVV voltage value!",
2669 continue);
2670
2671
2672 /* need to make sure vddc is less than 2v or else, it could burn the ASIC. */
2673 PP_ASSERT_WITH_CODE((vddc < 2000 && vddc != 0),
2674 "Invalid VDDC value", result = -EINVAL;);
2675
2676 /* the voltage should not be zero nor equal to leakage ID */
2677 if (vddc != 0 && vddc != vv_id) {
2678 data->vddc_leakage.actual_voltage[data->vddc_leakage.count] = (uint16_t)(vddc/100);
2679 data->vddc_leakage.leakage_id[data->vddc_leakage.count] = vv_id;
2680 data->vddc_leakage.count++;
2681 }
2682 }
2683 }
2684
2685 return 0;
2686}
2687
2688/**
2689 * Change virtual leakage voltage to actual value.
2690 *
2691 * @param hwmgr the address of the powerplay hardware manager.
2692 * @param pointer to changing voltage
2693 * @param pointer to leakage table
2694 */
2cc0c0b5
FC		 2695static void polaris10_patch_with_vdd_leakage(struct pp_hwmgr *hwmgr,
2696 uint16_t *voltage, struct polaris10_leakage_voltage *leakage_table)
a23eefa2
RZ		 2697{
2698 uint32_t index;
2699
2700 /* search for leakage voltage ID 0xff01 ~ 0xff08 */
2701 for (index = 0; index < leakage_table->count; index++) {
2702 /* if this voltage matches a leakage voltage ID */
2703 /* patch with actual leakage voltage */
2704 if (leakage_table->leakage_id[index] == *voltage) {
2705 *voltage = leakage_table->actual_voltage[index];
2706 break;
2707 }
2708 }
2709
2710 if (*voltage > ATOM_VIRTUAL_VOLTAGE_ID0)
2711 printk(KERN_ERR "Voltage value looks like a Leakage ID but it's not patched \n");
2712}
2713
2714/**
2715* Patch voltage lookup table by EVV leakages.
2716*
2717* @param hwmgr the address of the powerplay hardware manager.
2718* @param pointer to voltage lookup table
2719* @param pointer to leakage table
2720* @return always 0
2721*/
2cc0c0b5 2722static int polaris10_patch_lookup_table_with_leakage(struct pp_hwmgr *hwmgr,
a23eefa2 2723 phm_ppt_v1_voltage_lookup_table *lookup_table,
2cc0c0b5 2724 struct polaris10_leakage_voltage *leakage_table)
a23eefa2
RZ		 2725{
2726 uint32_t i;
2727
2728 for (i = 0; i < lookup_table->count; i++)
2cc0c0b5 2729 polaris10_patch_with_vdd_leakage(hwmgr,
a23eefa2
RZ		 2730 &lookup_table->entries[i].us_vdd, leakage_table);
2731
2732 return 0;
2733}
2734
2cc0c0b5
FC		 2735static int polaris10_patch_clock_voltage_limits_with_vddc_leakage(
2736 struct pp_hwmgr *hwmgr, struct polaris10_leakage_voltage *leakage_table,
a23eefa2
RZ		 2737 uint16_t *vddc)
2738{
2739 struct phm_ppt_v1_information *table_info =
2740 (struct phm_ppt_v1_information *)(hwmgr->pptable);
2cc0c0b5 2741 polaris10_patch_with_vdd_leakage(hwmgr, (uint16_t *)vddc, leakage_table);
a23eefa2
RZ		 2742 hwmgr->dyn_state.max_clock_voltage_on_dc.vddc =
2743 table_info->max_clock_voltage_on_dc.vddc;
2744 return 0;
2745}
2746
2cc0c0b5 2747static int polaris10_patch_voltage_dependency_tables_with_lookup_table(
a23eefa2
RZ		 2748 struct pp_hwmgr *hwmgr)
2749{
2750 uint8_t entryId;
2751 uint8_t voltageId;
2752 struct phm_ppt_v1_information *table_info =
2753 (struct phm_ppt_v1_information *)(hwmgr->pptable);
2754
2755 struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table =
2756 table_info->vdd_dep_on_sclk;
2757 struct phm_ppt_v1_clock_voltage_dependency_table *mclk_table =
2758 table_info->vdd_dep_on_mclk;
2759 struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =
2760 table_info->mm_dep_table;
2761
2762 for (entryId = 0; entryId < sclk_table->count; ++entryId) {
2763 voltageId = sclk_table->entries[entryId].vddInd;
2764 sclk_table->entries[entryId].vddc =
2765 table_info->vddc_lookup_table->entries[voltageId].us_vdd;
2766 }
2767
2768 for (entryId = 0; entryId < mclk_table->count; ++entryId) {
2769 voltageId = mclk_table->entries[entryId].vddInd;
2770 mclk_table->entries[entryId].vddc =
2771 table_info->vddc_lookup_table->entries[voltageId].us_vdd;
2772 }
2773
2774 for (entryId = 0; entryId < mm_table->count; ++entryId) {
2775 voltageId = mm_table->entries[entryId].vddcInd;
2776 mm_table->entries[entryId].vddc =
2777 table_info->vddc_lookup_table->entries[voltageId].us_vdd;
2778 }
2779
2780 return 0;
2781
2782}
2783
2cc0c0b5 2784static int polaris10_calc_voltage_dependency_tables(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2785{
2786 /* Need to determine if we need calculated voltage. */
2787 return 0;
2788}
2789
2cc0c0b5 2790static int polaris10_calc_mm_voltage_dependency_table(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2791{
2792 /* Need to determine if we need calculated voltage from mm table. */
2793 return 0;
2794}
2795
2cc0c0b5 2796static int polaris10_sort_lookup_table(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 2797 struct phm_ppt_v1_voltage_lookup_table *lookup_table)
2798{
2799 uint32_t table_size, i, j;
2800 struct phm_ppt_v1_voltage_lookup_record tmp_voltage_lookup_record;
2801 table_size = lookup_table->count;
2802
2803 PP_ASSERT_WITH_CODE(0 != lookup_table->count,
2804 "Lookup table is empty", return -EINVAL);
2805
2806 /* Sorting voltages */
2807 for (i = 0; i < table_size - 1; i++) {
2808 for (j = i + 1; j > 0; j--) {
2809 if (lookup_table->entries[j].us_vdd <
2810 lookup_table->entries[j - 1].us_vdd) {
2811 tmp_voltage_lookup_record = lookup_table->entries[j - 1];
2812 lookup_table->entries[j - 1] = lookup_table->entries[j];
2813 lookup_table->entries[j] = tmp_voltage_lookup_record;
2814 }
2815 }
2816 }
2817
2818 return 0;
2819}
2820
2cc0c0b5 2821static int polaris10_complete_dependency_tables(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2822{
2823 int result = 0;
2824 int tmp_result;
2cc0c0b5 2825 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2826 struct phm_ppt_v1_information *table_info =
2827 (struct phm_ppt_v1_information *)(hwmgr->pptable);
2828
2cc0c0b5 2829 tmp_result = polaris10_patch_lookup_table_with_leakage(hwmgr,
a23eefa2
RZ		 2830 table_info->vddc_lookup_table, &(data->vddc_leakage));
2831 if (tmp_result)
2832 result = tmp_result;
2833
2cc0c0b5 2834 tmp_result = polaris10_patch_clock_voltage_limits_with_vddc_leakage(hwmgr,
a23eefa2
RZ		 2835 &(data->vddc_leakage), &table_info->max_clock_voltage_on_dc.vddc);
2836 if (tmp_result)
2837 result = tmp_result;
2838
2cc0c0b5 2839 tmp_result = polaris10_patch_voltage_dependency_tables_with_lookup_table(hwmgr);
a23eefa2
RZ		 2840 if (tmp_result)
2841 result = tmp_result;
2842
2cc0c0b5 2843 tmp_result = polaris10_calc_voltage_dependency_tables(hwmgr);
a23eefa2
RZ		 2844 if (tmp_result)
2845 result = tmp_result;
2846
2cc0c0b5 2847 tmp_result = polaris10_calc_mm_voltage_dependency_table(hwmgr);
a23eefa2
RZ		 2848 if (tmp_result)
2849 result = tmp_result;
2850
2cc0c0b5 2851 tmp_result = polaris10_sort_lookup_table(hwmgr, table_info->vddc_lookup_table);
a23eefa2
RZ		 2852 if (tmp_result)
2853 result = tmp_result;
2854
2855 return result;
2856}
2857
2cc0c0b5 2858static int polaris10_set_private_data_based_on_pptable(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 2859{
2860 struct phm_ppt_v1_information *table_info =
2861 (struct phm_ppt_v1_information *)(hwmgr->pptable);
2862
2863 struct phm_ppt_v1_clock_voltage_dependency_table *allowed_sclk_vdd_table =
2864 table_info->vdd_dep_on_sclk;
2865 struct phm_ppt_v1_clock_voltage_dependency_table *allowed_mclk_vdd_table =
2866 table_info->vdd_dep_on_mclk;
2867
2868 PP_ASSERT_WITH_CODE(allowed_sclk_vdd_table != NULL,
edf600da 2869 "VDD dependency on SCLK table is missing. \
a23eefa2
RZ		 2870 This table is mandatory", return -EINVAL);
2871 PP_ASSERT_WITH_CODE(allowed_sclk_vdd_table->count >= 1,
edf600da 2872 "VDD dependency on SCLK table has to have is missing. \
a23eefa2
RZ		 2873 This table is mandatory", return -EINVAL);
2874
2875 PP_ASSERT_WITH_CODE(allowed_mclk_vdd_table != NULL,
edf600da 2876 "VDD dependency on MCLK table is missing. \
a23eefa2
RZ		 2877 This table is mandatory", return -EINVAL);
2878 PP_ASSERT_WITH_CODE(allowed_mclk_vdd_table->count >= 1,
2879 "VDD dependency on MCLK table has to have is missing. \
2880 This table is mandatory", return -EINVAL);
2881
2882 table_info->max_clock_voltage_on_ac.sclk =
2883 allowed_sclk_vdd_table->entries[allowed_sclk_vdd_table->count - 1].clk;
2884 table_info->max_clock_voltage_on_ac.mclk =
2885 allowed_mclk_vdd_table->entries[allowed_mclk_vdd_table->count - 1].clk;
2886 table_info->max_clock_voltage_on_ac.vddc =
2887 allowed_sclk_vdd_table->entries[allowed_sclk_vdd_table->count - 1].vddc;
2888 table_info->max_clock_voltage_on_ac.vddci =
2889 allowed_mclk_vdd_table->entries[allowed_mclk_vdd_table->count - 1].vddci;
2890
f0911de8
RZ		 2891 hwmgr->dyn_state.max_clock_voltage_on_ac.sclk = table_info->max_clock_voltage_on_ac.sclk;
2892 hwmgr->dyn_state.max_clock_voltage_on_ac.mclk = table_info->max_clock_voltage_on_ac.mclk;
2893 hwmgr->dyn_state.max_clock_voltage_on_ac.vddc = table_info->max_clock_voltage_on_ac.vddc;
2894 hwmgr->dyn_state.max_clock_voltage_on_ac.vddci =table_info->max_clock_voltage_on_ac.vddci;
2895
a23eefa2
RZ		 2896 return 0;
2897}
2898
2cc0c0b5 2899int polaris10_hwmgr_backend_init(struct pp_hwmgr *hwmgr)
a23eefa2 2900{
2cc0c0b5 2901 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 2902 struct pp_atomctrl_gpio_pin_assignment gpio_pin_assignment;
2903 uint32_t temp_reg;
2904 int result;
f0911de8
RZ		 2905 struct phm_ppt_v1_information *table_info =
2906 (struct phm_ppt_v1_information *)(hwmgr->pptable);
a23eefa2
RZ		 2907
2908 data->dll_default_on = false;
2909 data->sram_end = SMC_RAM_END;
7d367c2a 2910 data->mclk_dpm0_activity_target = 0xa;
a23eefa2 2911 data->disable_dpm_mask = 0xFF;
2cc0c0b5
FC		 2912 data->static_screen_threshold = PPPOLARIS10_STATICSCREENTHRESHOLD_DFLT;
2913 data->static_screen_threshold_unit = PPPOLARIS10_STATICSCREENTHRESHOLD_DFLT;
2914 data->activity_target[0] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2915 data->activity_target[1] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2916 data->activity_target[2] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2917 data->activity_target[3] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2918 data->activity_target[4] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2919 data->activity_target[5] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2920 data->activity_target[6] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2921 data->activity_target[7] = PPPOLARIS10_TARGETACTIVITY_DFLT;
2922
2923 data->voting_rights_clients0 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT0;
2924 data->voting_rights_clients1 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT1;
2925 data->voting_rights_clients2 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT2;
2926 data->voting_rights_clients3 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT3;
2927 data->voting_rights_clients4 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT4;
2928 data->voting_rights_clients5 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT5;
2929 data->voting_rights_clients6 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT6;
2930 data->voting_rights_clients7 = PPPOLARIS10_VOTINGRIGHTSCLIENTS_DFLT7;
a23eefa2
RZ		 2931
2932 data->vddc_vddci_delta = VDDC_VDDCI_DELTA;
2933
2cc0c0b5 2934 data->mclk_activity_target = PPPOLARIS10_MCLK_TARGETACTIVITY_DFLT;
a23eefa2
RZ		 2935
2936 /* need to set voltage control types before EVV patching */
2cc0c0b5
FC		 2937 data->voltage_control = POLARIS10_VOLTAGE_CONTROL_NONE;
2938 data->vddci_control = POLARIS10_VOLTAGE_CONTROL_NONE;
2939 data->mvdd_control = POLARIS10_VOLTAGE_CONTROL_NONE;
a23eefa2
RZ		 2940
2941 if (atomctrl_is_voltage_controled_by_gpio_v3(hwmgr,
2942 VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_SVID2))
2cc0c0b5 2943 data->voltage_control = POLARIS10_VOLTAGE_CONTROL_BY_SVID2;
a23eefa2 2944
a23eefa2
RZ		 2945 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2946 PHM_PlatformCaps_EnableMVDDControl)) {
2947 if (atomctrl_is_voltage_controled_by_gpio_v3(hwmgr,
2948 VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT))
2cc0c0b5 2949 data->mvdd_control = POLARIS10_VOLTAGE_CONTROL_BY_GPIO;
a23eefa2
RZ		 2950 else if (atomctrl_is_voltage_controled_by_gpio_v3(hwmgr,
2951 VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_SVID2))
2cc0c0b5 2952 data->mvdd_control = POLARIS10_VOLTAGE_CONTROL_BY_SVID2;
a23eefa2
RZ		 2953 }
2954
2955 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
2956 PHM_PlatformCaps_ControlVDDCI)) {
2957 if (atomctrl_is_voltage_controled_by_gpio_v3(hwmgr,
2958 VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT))
2cc0c0b5 2959 data->vddci_control = POLARIS10_VOLTAGE_CONTROL_BY_GPIO;
a23eefa2
RZ		 2960 else if (atomctrl_is_voltage_controled_by_gpio_v3(hwmgr,
2961 VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_SVID2))
2cc0c0b5 2962 data->vddci_control = POLARIS10_VOLTAGE_CONTROL_BY_SVID2;
a23eefa2
RZ		 2963 }
2964
2cc0c0b5 2965 polaris10_set_features_platform_caps(hwmgr);
a23eefa2 2966
2cc0c0b5 2967 polaris10_init_dpm_defaults(hwmgr);
a23eefa2
RZ		 2968
2969 /* Get leakage voltage based on leakage ID. */
2cc0c0b5 2970 result = polaris10_get_evv_voltages(hwmgr);
a23eefa2
RZ		 2971
2972 if (result) {
2973 printk("Get EVV Voltage Failed. Abort Driver loading!\n");
2974 return -1;
2975 }
2976
2cc0c0b5
FC		 2977 polaris10_complete_dependency_tables(hwmgr);
2978 polaris10_set_private_data_based_on_pptable(hwmgr);
a23eefa2
RZ		 2979
2980 /* Initalize Dynamic State Adjustment Rule Settings */
2981 result = phm_initializa_dynamic_state_adjustment_rule_settings(hwmgr);
2982
2983 if (0 == result) {
2984 struct cgs_system_info sys_info = {0};
2985
2986 data->is_tlu_enabled = 0;
2987
2988 hwmgr->platform_descriptor.hardwareActivityPerformanceLevels =
2cc0c0b5 2989 POLARIS10_MAX_HARDWARE_POWERLEVELS;
a23eefa2
RZ		 2990 hwmgr->platform_descriptor.hardwarePerformanceLevels = 2;
2991 hwmgr->platform_descriptor.minimumClocksReductionPercentage = 50;
f0911de8 2992
a23eefa2
RZ		 2993
2994 if (atomctrl_get_pp_assign_pin(hwmgr, VDDC_PCC_GPIO_PINID, &gpio_pin_assignment)) {
2995 temp_reg = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCNB_PWRMGT_CNTL);
2996 switch (gpio_pin_assignment.uc_gpio_pin_bit_shift) {
2997 case 0:
2998 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x1);
2999 break;
3000 case 1:
3001 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x2);
3002 break;
3003 case 2:
3004 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW, 0x1);
3005 break;
3006 case 3:
3007 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, FORCE_NB_PS1, 0x1);
3008 break;
3009 case 4:
3010 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, DPM_ENABLED, 0x1);
3011 break;
3012 default:
3013 PP_ASSERT_WITH_CODE(0,
3014 "Failed to setup PCC HW register! Wrong GPIO assigned for VDDC_PCC_GPIO_PINID!",
3015 );
3016 break;
3017 }
3018 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCNB_PWRMGT_CNTL, temp_reg);
3019 }
3020
f0911de8
RZ		 3021 if (table_info->cac_dtp_table->usDefaultTargetOperatingTemp != 0 &&
3022 hwmgr->thermal_controller.advanceFanControlParameters.ucFanControlMode) {
3023 hwmgr->thermal_controller.advanceFanControlParameters.usFanPWMMinLimit =
3024 (uint16_t)hwmgr->thermal_controller.advanceFanControlParameters.ucMinimumPWMLimit;
3025
3026 hwmgr->thermal_controller.advanceFanControlParameters.usFanPWMMaxLimit =
3027 (uint16_t)hwmgr->thermal_controller.advanceFanControlParameters.usDefaultMaxFanPWM;
3028
3029 hwmgr->thermal_controller.advanceFanControlParameters.usFanPWMStep = 1;
3030
3031 hwmgr->thermal_controller.advanceFanControlParameters.usFanRPMMaxLimit = 100;
3032
3033 hwmgr->thermal_controller.advanceFanControlParameters.usFanRPMMinLimit =
3034 (uint16_t)hwmgr->thermal_controller.advanceFanControlParameters.ucMinimumPWMLimit;
3035
3036 hwmgr->thermal_controller.advanceFanControlParameters.usFanRPMStep = 1;
3037
3038 table_info->cac_dtp_table->usDefaultTargetOperatingTemp = (table_info->cac_dtp_table->usDefaultTargetOperatingTemp >= 50) ?
3039 (table_info->cac_dtp_table->usDefaultTargetOperatingTemp -50) : 0;
3040
3041 table_info->cac_dtp_table->usOperatingTempMaxLimit = table_info->cac_dtp_table->usDefaultTargetOperatingTemp;
3042 table_info->cac_dtp_table->usOperatingTempStep = 1;
3043 table_info->cac_dtp_table->usOperatingTempHyst = 1;
3044
3045 hwmgr->thermal_controller.advanceFanControlParameters.usMaxFanPWM =
3046 hwmgr->thermal_controller.advanceFanControlParameters.usDefaultMaxFanPWM;
3047
3048 hwmgr->thermal_controller.advanceFanControlParameters.usMaxFanRPM =
3049 hwmgr->thermal_controller.advanceFanControlParameters.usDefaultMaxFanRPM;
3050
3051 hwmgr->dyn_state.cac_dtp_table->usOperatingTempMinLimit =
3052 table_info->cac_dtp_table->usOperatingTempMinLimit;
3053
3054 hwmgr->dyn_state.cac_dtp_table->usOperatingTempMaxLimit =
3055 table_info->cac_dtp_table->usOperatingTempMaxLimit;
3056
3057 hwmgr->dyn_state.cac_dtp_table->usDefaultTargetOperatingTemp =
3058 table_info->cac_dtp_table->usDefaultTargetOperatingTemp;
3059
3060 hwmgr->dyn_state.cac_dtp_table->usOperatingTempStep =
3061 table_info->cac_dtp_table->usOperatingTempStep;
3062
3063 hwmgr->dyn_state.cac_dtp_table->usTargetOperatingTemp =
3064 table_info->cac_dtp_table->usTargetOperatingTemp;
3065 }
3066
a23eefa2
RZ		 3067 sys_info.size = sizeof(struct cgs_system_info);
3068 sys_info.info_id = CGS_SYSTEM_INFO_PCIE_GEN_INFO;
3069 result = cgs_query_system_info(hwmgr->device, &sys_info);
3070 if (result)
3071 data->pcie_gen_cap = 0x30007;
3072 else
3073 data->pcie_gen_cap = (uint32_t)sys_info.value;
3074 if (data->pcie_gen_cap & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)
3075 data->pcie_spc_cap = 20;
3076 sys_info.size = sizeof(struct cgs_system_info);
3077 sys_info.info_id = CGS_SYSTEM_INFO_PCIE_MLW;
3078 result = cgs_query_system_info(hwmgr->device, &sys_info);
3079 if (result)
3080 data->pcie_lane_cap = 0x2f0000;
3081 else
3082 data->pcie_lane_cap = (uint32_t)sys_info.value;
f0911de8
RZ		 3083
3084 hwmgr->platform_descriptor.vbiosInterruptId = 0x20000400; /* IRQ_SOURCE1_SW_INT */
3085/* The true clock step depends on the frequency, typically 4.5 or 9 MHz. Here we use 5. */
3086 hwmgr->platform_descriptor.clockStep.engineClock = 500;
3087 hwmgr->platform_descriptor.clockStep.memoryClock = 500;
a23eefa2
RZ		 3088 } else {
3089 /* Ignore return value in here, we are cleaning up a mess. */
2cc0c0b5 3090 polaris10_hwmgr_backend_fini(hwmgr);
a23eefa2
RZ		 3091 }
3092
3093 return 0;
3094}
3095
2cc0c0b5 3096static int polaris10_force_dpm_highest(struct pp_hwmgr *hwmgr)
a23eefa2 3097{
2cc0c0b5 3098 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3099 uint32_t level, tmp;
3100
3101 if (!data->pcie_dpm_key_disabled) {
3102 if (data->dpm_level_enable_mask.pcie_dpm_enable_mask) {
3103 level = 0;
3104 tmp = data->dpm_level_enable_mask.pcie_dpm_enable_mask;
3105 while (tmp >>= 1)
3106 level++;
3107
3108 if (level)
3109 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3110 PPSMC_MSG_PCIeDPM_ForceLevel, level);
3111 }
3112 }
3113
3114 if (!data->sclk_dpm_key_disabled) {
3115 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask) {
3116 level = 0;
3117 tmp = data->dpm_level_enable_mask.sclk_dpm_enable_mask;
3118 while (tmp >>= 1)
3119 level++;
3120
3121 if (level)
3122 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3123 PPSMC_MSG_SCLKDPM_SetEnabledMask,
3124 (1 << level));
3125 }
3126 }
3127
3128 if (!data->mclk_dpm_key_disabled) {
3129 if (data->dpm_level_enable_mask.mclk_dpm_enable_mask) {
3130 level = 0;
3131 tmp = data->dpm_level_enable_mask.mclk_dpm_enable_mask;
3132 while (tmp >>= 1)
3133 level++;
3134
3135 if (level)
3136 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3137 PPSMC_MSG_MCLKDPM_SetEnabledMask,
3138 (1 << level));
3139 }
3140 }
3141
3142 return 0;
3143}
3144
2cc0c0b5 3145static int polaris10_upload_dpm_level_enable_mask(struct pp_hwmgr *hwmgr)
a23eefa2 3146{
2cc0c0b5 3147 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3148
3149 phm_apply_dal_min_voltage_request(hwmgr);
3150
3151 if (!data->sclk_dpm_key_disabled) {
3152 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask)
3153 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3154 PPSMC_MSG_SCLKDPM_SetEnabledMask,
3155 data->dpm_level_enable_mask.sclk_dpm_enable_mask);
3156 }
3157
3158 if (!data->mclk_dpm_key_disabled) {
3159 if (data->dpm_level_enable_mask.mclk_dpm_enable_mask)
3160 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3161 PPSMC_MSG_MCLKDPM_SetEnabledMask,
3162 data->dpm_level_enable_mask.mclk_dpm_enable_mask);
3163 }
3164
3165 return 0;
3166}
3167
2cc0c0b5 3168static int polaris10_unforce_dpm_levels(struct pp_hwmgr *hwmgr)
a23eefa2 3169{
2cc0c0b5 3170 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2 3171
2cc0c0b5 3172 if (!polaris10_is_dpm_running(hwmgr))
a23eefa2
RZ		 3173 return -EINVAL;
3174
3175 if (!data->pcie_dpm_key_disabled) {
3176 smum_send_msg_to_smc(hwmgr->smumgr,
3177 PPSMC_MSG_PCIeDPM_UnForceLevel);
3178 }
3179
2cc0c0b5 3180 return polaris10_upload_dpm_level_enable_mask(hwmgr);
a23eefa2
RZ		 3181}
3182
2cc0c0b5 3183static int polaris10_force_dpm_lowest(struct pp_hwmgr *hwmgr)
a23eefa2 3184{
2cc0c0b5
FC		 3185 struct polaris10_hwmgr *data =
3186 (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3187 uint32_t level;
3188
3189 if (!data->sclk_dpm_key_disabled)
3190 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask) {
3191 level = phm_get_lowest_enabled_level(hwmgr,
3192 data->dpm_level_enable_mask.sclk_dpm_enable_mask);
3193 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3194 PPSMC_MSG_SCLKDPM_SetEnabledMask,
3195 (1 << level));
3196
3197 }
2043f43e 3198
a23eefa2
RZ		 3199 if (!data->mclk_dpm_key_disabled) {
3200 if (data->dpm_level_enable_mask.mclk_dpm_enable_mask) {
3201 level = phm_get_lowest_enabled_level(hwmgr,
3202 data->dpm_level_enable_mask.mclk_dpm_enable_mask);
3203 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3204 PPSMC_MSG_MCLKDPM_SetEnabledMask,
3205 (1 << level));
3206 }
3207 }
2043f43e 3208
a23eefa2
RZ		 3209 if (!data->pcie_dpm_key_disabled) {
3210 if (data->dpm_level_enable_mask.pcie_dpm_enable_mask) {
3211 level = phm_get_lowest_enabled_level(hwmgr,
3212 data->dpm_level_enable_mask.pcie_dpm_enable_mask);
3213 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
3214 PPSMC_MSG_PCIeDPM_ForceLevel,
3215 (level));
3216 }
3217 }
3218
3219 return 0;
3220
3221}
2cc0c0b5 3222static int polaris10_force_dpm_level(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 3223 enum amd_dpm_forced_level level)
3224{
3225 int ret = 0;
3226
3227 switch (level) {
3228 case AMD_DPM_FORCED_LEVEL_HIGH:
2cc0c0b5 3229 ret = polaris10_force_dpm_highest(hwmgr);
a23eefa2
RZ		 3230 if (ret)
3231 return ret;
3232 break;
3233 case AMD_DPM_FORCED_LEVEL_LOW:
2cc0c0b5 3234 ret = polaris10_force_dpm_lowest(hwmgr);
a23eefa2
RZ		 3235 if (ret)
3236 return ret;
3237 break;
3238 case AMD_DPM_FORCED_LEVEL_AUTO:
2cc0c0b5 3239 ret = polaris10_unforce_dpm_levels(hwmgr);
a23eefa2
RZ		 3240 if (ret)
3241 return ret;
3242 break;
3243 default:
3244 break;
3245 }
3246
3247 hwmgr->dpm_level = level;
3248
3249 return ret;
3250}
3251
2cc0c0b5 3252static int polaris10_get_power_state_size(struct pp_hwmgr *hwmgr)
a23eefa2 3253{
2cc0c0b5 3254 return sizeof(struct polaris10_power_state);
a23eefa2
RZ		 3255}
3256
3257
2cc0c0b5 3258static int polaris10_apply_state_adjust_rules(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 3259 struct pp_power_state *request_ps,
3260 const struct pp_power_state *current_ps)
3261{
3262
2cc0c0b5
FC		 3263 struct polaris10_power_state *polaris10_ps =
3264 cast_phw_polaris10_power_state(&request_ps->hardware);
a23eefa2
RZ		 3265 uint32_t sclk;
3266 uint32_t mclk;
3267 struct PP_Clocks minimum_clocks = {0};
3268 bool disable_mclk_switching;
3269 bool disable_mclk_switching_for_frame_lock;
3270 struct cgs_display_info info = {0};
3271 const struct phm_clock_and_voltage_limits *max_limits;
3272 uint32_t i;
2cc0c0b5 3273 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3274 struct phm_ppt_v1_information *table_info =
3275 (struct phm_ppt_v1_information *)(hwmgr->pptable);
3276 int32_t count;
3277 int32_t stable_pstate_sclk = 0, stable_pstate_mclk = 0;
3278
3279 data->battery_state = (PP_StateUILabel_Battery ==
3280 request_ps->classification.ui_label);
3281
2cc0c0b5 3282 PP_ASSERT_WITH_CODE(polaris10_ps->performance_level_count == 2,
a23eefa2
RZ		 3283 "VI should always have 2 performance levels",
3284 );
3285
3286 max_limits = (PP_PowerSource_AC == hwmgr->power_source) ?
3287 &(hwmgr->dyn_state.max_clock_voltage_on_ac) :
3288 &(hwmgr->dyn_state.max_clock_voltage_on_dc);
3289
3290 /* Cap clock DPM tables at DC MAX if it is in DC. */
3291 if (PP_PowerSource_DC == hwmgr->power_source) {
2cc0c0b5
FC		 3292 for (i = 0; i < polaris10_ps->performance_level_count; i++) {
3293 if (polaris10_ps->performance_levels[i].memory_clock > max_limits->mclk)
3294 polaris10_ps->performance_levels[i].memory_clock = max_limits->mclk;
3295 if (polaris10_ps->performance_levels[i].engine_clock > max_limits->sclk)
3296 polaris10_ps->performance_levels[i].engine_clock = max_limits->sclk;
a23eefa2
RZ		 3297 }
3298 }
3299
2cc0c0b5
FC		 3300 polaris10_ps->vce_clks.evclk = hwmgr->vce_arbiter.evclk;
3301 polaris10_ps->vce_clks.ecclk = hwmgr->vce_arbiter.ecclk;
a23eefa2
RZ		 3302
3303 cgs_get_active_displays_info(hwmgr->device, &info);
3304
3305 /*TO DO result = PHM_CheckVBlankTime(hwmgr, &vblankTooShort);*/
3306
3307 /* TO DO GetMinClockSettings(hwmgr->pPECI, &minimum_clocks); */
3308
3309 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
3310 PHM_PlatformCaps_StablePState)) {
3311 max_limits = &(hwmgr->dyn_state.max_clock_voltage_on_ac);
3312 stable_pstate_sclk = (max_limits->sclk * 75) / 100;
3313
3314 for (count = table_info->vdd_dep_on_sclk->count - 1;
3315 count >= 0; count--) {
3316 if (stable_pstate_sclk >=
3317 table_info->vdd_dep_on_sclk->entries[count].clk) {
3318 stable_pstate_sclk =
3319 table_info->vdd_dep_on_sclk->entries[count].clk;
3320 break;
3321 }
3322 }
3323
3324 if (count < 0)
3325 stable_pstate_sclk = table_info->vdd_dep_on_sclk->entries[0].clk;
3326
3327 stable_pstate_mclk = max_limits->mclk;
3328
3329 minimum_clocks.engineClock = stable_pstate_sclk;
3330 minimum_clocks.memoryClock = stable_pstate_mclk;
3331 }
3332
3333 if (minimum_clocks.engineClock < hwmgr->gfx_arbiter.sclk)
3334 minimum_clocks.engineClock = hwmgr->gfx_arbiter.sclk;
3335
3336 if (minimum_clocks.memoryClock < hwmgr->gfx_arbiter.mclk)
3337 minimum_clocks.memoryClock = hwmgr->gfx_arbiter.mclk;
3338
2cc0c0b5 3339 polaris10_ps->sclk_threshold = hwmgr->gfx_arbiter.sclk_threshold;
a23eefa2
RZ		 3340
3341 if (0 != hwmgr->gfx_arbiter.sclk_over_drive) {
3342 PP_ASSERT_WITH_CODE((hwmgr->gfx_arbiter.sclk_over_drive <=
3343 hwmgr->platform_descriptor.overdriveLimit.engineClock),
3344 "Overdrive sclk exceeds limit",
3345 hwmgr->gfx_arbiter.sclk_over_drive =
3346 hwmgr->platform_descriptor.overdriveLimit.engineClock);
3347
3348 if (hwmgr->gfx_arbiter.sclk_over_drive >= hwmgr->gfx_arbiter.sclk)
2cc0c0b5 3349 polaris10_ps->performance_levels[1].engine_clock =
a23eefa2
RZ		 3350 hwmgr->gfx_arbiter.sclk_over_drive;
3351 }
3352
3353 if (0 != hwmgr->gfx_arbiter.mclk_over_drive) {
3354 PP_ASSERT_WITH_CODE((hwmgr->gfx_arbiter.mclk_over_drive <=
3355 hwmgr->platform_descriptor.overdriveLimit.memoryClock),
3356 "Overdrive mclk exceeds limit",
3357 hwmgr->gfx_arbiter.mclk_over_drive =
3358 hwmgr->platform_descriptor.overdriveLimit.memoryClock);
3359
3360 if (hwmgr->gfx_arbiter.mclk_over_drive >= hwmgr->gfx_arbiter.mclk)
2cc0c0b5 3361 polaris10_ps->performance_levels[1].memory_clock =
a23eefa2
RZ		 3362 hwmgr->gfx_arbiter.mclk_over_drive;
3363 }
3364
3365 disable_mclk_switching_for_frame_lock = phm_cap_enabled(
3366 hwmgr->platform_descriptor.platformCaps,
3367 PHM_PlatformCaps_DisableMclkSwitchingForFrameLock);
3368
3369 disable_mclk_switching = (1 < info.display_count) ||
3370 disable_mclk_switching_for_frame_lock;
3371
2cc0c0b5
FC		 3372 sclk = polaris10_ps->performance_levels[0].engine_clock;
3373 mclk = polaris10_ps->performance_levels[0].memory_clock;
a23eefa2
RZ		 3374
3375 if (disable_mclk_switching)
2cc0c0b5
FC		 3376 mclk = polaris10_ps->performance_levels
3377 [polaris10_ps->performance_level_count - 1].memory_clock;
a23eefa2
RZ		 3378
3379 if (sclk < minimum_clocks.engineClock)
3380 sclk = (minimum_clocks.engineClock > max_limits->sclk) ?
3381 max_limits->sclk : minimum_clocks.engineClock;
3382
3383 if (mclk < minimum_clocks.memoryClock)
3384 mclk = (minimum_clocks.memoryClock > max_limits->mclk) ?
3385 max_limits->mclk : minimum_clocks.memoryClock;
3386
2cc0c0b5
FC		 3387 polaris10_ps->performance_levels[0].engine_clock = sclk;
3388 polaris10_ps->performance_levels[0].memory_clock = mclk;
a23eefa2 3389
2cc0c0b5
FC		 3390 polaris10_ps->performance_levels[1].engine_clock =
3391 (polaris10_ps->performance_levels[1].engine_clock >=
3392 polaris10_ps->performance_levels[0].engine_clock) ?
3393 polaris10_ps->performance_levels[1].engine_clock :
3394 polaris10_ps->performance_levels[0].engine_clock;
a23eefa2
RZ		 3395
3396 if (disable_mclk_switching) {
2cc0c0b5
FC		 3397 if (mclk < polaris10_ps->performance_levels[1].memory_clock)
3398 mclk = polaris10_ps->performance_levels[1].memory_clock;
a23eefa2 3399
2cc0c0b5
FC		 3400 polaris10_ps->performance_levels[0].memory_clock = mclk;
3401 polaris10_ps->performance_levels[1].memory_clock = mclk;
a23eefa2 3402 } else {
2cc0c0b5
FC		 3403 if (polaris10_ps->performance_levels[1].memory_clock <
3404 polaris10_ps->performance_levels[0].memory_clock)
3405 polaris10_ps->performance_levels[1].memory_clock =
3406 polaris10_ps->performance_levels[0].memory_clock;
a23eefa2
RZ		 3407 }
3408
3409 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
3410 PHM_PlatformCaps_StablePState)) {
2cc0c0b5
FC		 3411 for (i = 0; i < polaris10_ps->performance_level_count; i++) {
3412 polaris10_ps->performance_levels[i].engine_clock = stable_pstate_sclk;
3413 polaris10_ps->performance_levels[i].memory_clock = stable_pstate_mclk;
3414 polaris10_ps->performance_levels[i].pcie_gen = data->pcie_gen_performance.max;
3415 polaris10_ps->performance_levels[i].pcie_lane = data->pcie_gen_performance.max;
a23eefa2
RZ		 3416 }
3417 }
3418 return 0;
3419}
3420
3421
2cc0c0b5 3422static int polaris10_dpm_get_mclk(struct pp_hwmgr *hwmgr, bool low)
a23eefa2
RZ		 3423{
3424 struct pp_power_state *ps;
2cc0c0b5 3425 struct polaris10_power_state *polaris10_ps;
a23eefa2
RZ		 3426
3427 if (hwmgr == NULL)
3428 return -EINVAL;
3429
3430 ps = hwmgr->request_ps;
3431
3432 if (ps == NULL)
3433 return -EINVAL;
3434
2cc0c0b5 3435 polaris10_ps = cast_phw_polaris10_power_state(&ps->hardware);
a23eefa2
RZ		 3436
3437 if (low)
2cc0c0b5 3438 return polaris10_ps->performance_levels[0].memory_clock;
a23eefa2 3439 else
2cc0c0b5
FC		 3440 return polaris10_ps->performance_levels
3441 [polaris10_ps->performance_level_count-1].memory_clock;
a23eefa2
RZ		 3442}
3443
2cc0c0b5 3444static int polaris10_dpm_get_sclk(struct pp_hwmgr *hwmgr, bool low)
a23eefa2
RZ		 3445{
3446 struct pp_power_state *ps;
2cc0c0b5 3447 struct polaris10_power_state *polaris10_ps;
a23eefa2
RZ		 3448
3449 if (hwmgr == NULL)
3450 return -EINVAL;
3451
3452 ps = hwmgr->request_ps;
3453
3454 if (ps == NULL)
3455 return -EINVAL;
3456
2cc0c0b5 3457 polaris10_ps = cast_phw_polaris10_power_state(&ps->hardware);
a23eefa2
RZ		 3458
3459 if (low)
2cc0c0b5 3460 return polaris10_ps->performance_levels[0].engine_clock;
a23eefa2 3461 else
2cc0c0b5
FC		 3462 return polaris10_ps->performance_levels
3463 [polaris10_ps->performance_level_count-1].engine_clock;
a23eefa2
RZ		 3464}
3465
2cc0c0b5 3466static int polaris10_dpm_patch_boot_state(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 3467 struct pp_hw_power_state *hw_ps)
3468{
2cc0c0b5
FC		 3469 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
3470 struct polaris10_power_state *ps = (struct polaris10_power_state *)hw_ps;
a23eefa2
RZ		 3471 ATOM_FIRMWARE_INFO_V2_2 *fw_info;
3472 uint16_t size;
3473 uint8_t frev, crev;
3474 int index = GetIndexIntoMasterTable(DATA, FirmwareInfo);
3475
3476 /* First retrieve the Boot clocks and VDDC from the firmware info table.
3477 * We assume here that fw_info is unchanged if this call fails.
3478 */
3479 fw_info = (ATOM_FIRMWARE_INFO_V2_2 *)cgs_atom_get_data_table(
3480 hwmgr->device, index,
3481 &size, &frev, &crev);
3482 if (!fw_info)
3483 /* During a test, there is no firmware info table. */
3484 return 0;
3485
3486 /* Patch the state. */
3487 data->vbios_boot_state.sclk_bootup_value =
3488 le32_to_cpu(fw_info->ulDefaultEngineClock);
3489 data->vbios_boot_state.mclk_bootup_value =
3490 le32_to_cpu(fw_info->ulDefaultMemoryClock);
3491 data->vbios_boot_state.mvdd_bootup_value =
3492 le16_to_cpu(fw_info->usBootUpMVDDCVoltage);
3493 data->vbios_boot_state.vddc_bootup_value =
3494 le16_to_cpu(fw_info->usBootUpVDDCVoltage);
3495 data->vbios_boot_state.vddci_bootup_value =
3496 le16_to_cpu(fw_info->usBootUpVDDCIVoltage);
3497 data->vbios_boot_state.pcie_gen_bootup_value =
3498 phm_get_current_pcie_speed(hwmgr);
3499
3500 data->vbios_boot_state.pcie_lane_bootup_value =
3501 (uint16_t)phm_get_current_pcie_lane_number(hwmgr);
3502
3503 /* set boot power state */
3504 ps->performance_levels[0].memory_clock = data->vbios_boot_state.mclk_bootup_value;
3505 ps->performance_levels[0].engine_clock = data->vbios_boot_state.sclk_bootup_value;
3506 ps->performance_levels[0].pcie_gen = data->vbios_boot_state.pcie_gen_bootup_value;
3507 ps->performance_levels[0].pcie_lane = data->vbios_boot_state.pcie_lane_bootup_value;
3508
3509 return 0;
3510}
3511
2cc0c0b5 3512static int polaris10_get_pp_table_entry_callback_func(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 3513 void *state, struct pp_power_state *power_state,
3514 void *pp_table, uint32_t classification_flag)
3515{
2cc0c0b5
FC		 3516 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
3517 struct polaris10_power_state *polaris10_power_state =
3518 (struct polaris10_power_state *)(&(power_state->hardware));
3519 struct polaris10_performance_level *performance_level;
a23eefa2
RZ		 3520 ATOM_Tonga_State *state_entry = (ATOM_Tonga_State *)state;
3521 ATOM_Tonga_POWERPLAYTABLE *powerplay_table =
3522 (ATOM_Tonga_POWERPLAYTABLE *)pp_table;
3ff21127
RZ		 3523 PPTable_Generic_SubTable_Header *sclk_dep_table =
3524 (PPTable_Generic_SubTable_Header *)
a23eefa2
RZ		 3525 (((unsigned long)powerplay_table) +
3526 le16_to_cpu(powerplay_table->usSclkDependencyTableOffset));
3ff21127 3527
a23eefa2
RZ		 3528 ATOM_Tonga_MCLK_Dependency_Table *mclk_dep_table =
3529 (ATOM_Tonga_MCLK_Dependency_Table *)
3530 (((unsigned long)powerplay_table) +
3531 le16_to_cpu(powerplay_table->usMclkDependencyTableOffset));
3532
3533 /* The following fields are not initialized here: id orderedList allStatesList */
3534 power_state->classification.ui_label =
3535 (le16_to_cpu(state_entry->usClassification) &
3536 ATOM_PPLIB_CLASSIFICATION_UI_MASK) >>
3537 ATOM_PPLIB_CLASSIFICATION_UI_SHIFT;
3538 power_state->classification.flags = classification_flag;
3539 /* NOTE: There is a classification2 flag in BIOS that is not being used right now */
3540
3541 power_state->classification.temporary_state = false;
3542 power_state->classification.to_be_deleted = false;
3543
3544 power_state->validation.disallowOnDC =
3545 (0 != (le32_to_cpu(state_entry->ulCapsAndSettings) &
3546 ATOM_Tonga_DISALLOW_ON_DC));
3547
3548 power_state->pcie.lanes = 0;
3549
3550 power_state->display.disableFrameModulation = false;
3551 power_state->display.limitRefreshrate = false;
3552 power_state->display.enableVariBright =
3553 (0 != (le32_to_cpu(state_entry->ulCapsAndSettings) &
3554 ATOM_Tonga_ENABLE_VARIBRIGHT));
3555
3556 power_state->validation.supportedPowerLevels = 0;
3557 power_state->uvd_clocks.VCLK = 0;
3558 power_state->uvd_clocks.DCLK = 0;
3559 power_state->temperatures.min = 0;
3560 power_state->temperatures.max = 0;
3561
2cc0c0b5
FC		 3562 performance_level = &(polaris10_power_state->performance_levels
3563 [polaris10_power_state->performance_level_count++]);
a23eefa2
RZ		 3564
3565 PP_ASSERT_WITH_CODE(
2cc0c0b5 3566 (polaris10_power_state->performance_level_count < SMU74_MAX_LEVELS_GRAPHICS),
a23eefa2
RZ		 3567 "Performance levels exceeds SMC limit!",
3568 return -1);
3569
3570 PP_ASSERT_WITH_CODE(
2cc0c0b5 3571 (polaris10_power_state->performance_level_count <=
a23eefa2
RZ		 3572 hwmgr->platform_descriptor.hardwareActivityPerformanceLevels),
3573 "Performance levels exceeds Driver limit!",
3574 return -1);
3575
3576 /* Performance levels are arranged from low to high. */
3577 performance_level->memory_clock = mclk_dep_table->entries
3578 [state_entry->ucMemoryClockIndexLow].ulMclk;
3ff21127
RZ		 3579 if (sclk_dep_table->ucRevId == 0)
3580 performance_level->engine_clock = ((ATOM_Tonga_SCLK_Dependency_Table *)sclk_dep_table)->entries
3581 [state_entry->ucEngineClockIndexLow].ulSclk;
3582 else if (sclk_dep_table->ucRevId == 1)
3583 performance_level->engine_clock = ((ATOM_Polaris_SCLK_Dependency_Table *)sclk_dep_table)->entries
a23eefa2
RZ		 3584 [state_entry->ucEngineClockIndexLow].ulSclk;
3585 performance_level->pcie_gen = get_pcie_gen_support(data->pcie_gen_cap,
3586 state_entry->ucPCIEGenLow);
3587 performance_level->pcie_lane = get_pcie_lane_support(data->pcie_lane_cap,
3588 state_entry->ucPCIELaneHigh);
3589
2cc0c0b5
FC		 3590 performance_level = &(polaris10_power_state->performance_levels
3591 [polaris10_power_state->performance_level_count++]);
a23eefa2
RZ		 3592 performance_level->memory_clock = mclk_dep_table->entries
3593 [state_entry->ucMemoryClockIndexHigh].ulMclk;
3ff21127
RZ		 3594
3595 if (sclk_dep_table->ucRevId == 0)
3596 performance_level->engine_clock = ((ATOM_Tonga_SCLK_Dependency_Table *)sclk_dep_table)->entries
3597 [state_entry->ucEngineClockIndexHigh].ulSclk;
3598 else if (sclk_dep_table->ucRevId == 1)
3599 performance_level->engine_clock = ((ATOM_Polaris_SCLK_Dependency_Table *)sclk_dep_table)->entries
a23eefa2 3600 [state_entry->ucEngineClockIndexHigh].ulSclk;
3ff21127 3601
a23eefa2
RZ		 3602 performance_level->pcie_gen = get_pcie_gen_support(data->pcie_gen_cap,
3603 state_entry->ucPCIEGenHigh);
3604 performance_level->pcie_lane = get_pcie_lane_support(data->pcie_lane_cap,
3605 state_entry->ucPCIELaneHigh);
3606
3607 return 0;
3608}
3609
2cc0c0b5 3610static int polaris10_get_pp_table_entry(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 3611 unsigned long entry_index, struct pp_power_state *state)
3612{
3613 int result;
2cc0c0b5
FC		 3614 struct polaris10_power_state *ps;
3615 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3616 struct phm_ppt_v1_information *table_info =
3617 (struct phm_ppt_v1_information *)(hwmgr->pptable);
3618 struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table =
3619 table_info->vdd_dep_on_mclk;
3620
3621 state->hardware.magic = PHM_VIslands_Magic;
3622
2cc0c0b5 3623 ps = (struct polaris10_power_state *)(&state->hardware);
a23eefa2
RZ		 3624
3625 result = tonga_get_powerplay_table_entry(hwmgr, entry_index, state,
2cc0c0b5 3626 polaris10_get_pp_table_entry_callback_func);
a23eefa2
RZ		 3627
3628 /* This is the earliest time we have all the dependency table and the VBIOS boot state
3629 * as PP_Tables_GetPowerPlayTableEntry retrieves the VBIOS boot state
3630 * if there is only one VDDCI/MCLK level, check if it's the same as VBIOS boot state
3631 */
3632 if (dep_mclk_table != NULL && dep_mclk_table->count == 1) {
3633 if (dep_mclk_table->entries[0].clk !=
3634 data->vbios_boot_state.mclk_bootup_value)
3635 printk(KERN_ERR "Single MCLK entry VDDCI/MCLK dependency table "
3636 "does not match VBIOS boot MCLK level");
3637 if (dep_mclk_table->entries[0].vddci !=
3638 data->vbios_boot_state.vddci_bootup_value)
3639 printk(KERN_ERR "Single VDDCI entry VDDCI/MCLK dependency table "
3640 "does not match VBIOS boot VDDCI level");
3641 }
3642
3643 /* set DC compatible flag if this state supports DC */
3644 if (!state->validation.disallowOnDC)
3645 ps->dc_compatible = true;
3646
3647 if (state->classification.flags & PP_StateClassificationFlag_ACPI)
3648 data->acpi_pcie_gen = ps->performance_levels[0].pcie_gen;
3649
3650 ps->uvd_clks.vclk = state->uvd_clocks.VCLK;
3651 ps->uvd_clks.dclk = state->uvd_clocks.DCLK;
3652
3653 if (!result) {
3654 uint32_t i;
3655
3656 switch (state->classification.ui_label) {
3657 case PP_StateUILabel_Performance:
3658 data->use_pcie_performance_levels = true;
a23eefa2
RZ		 3659 for (i = 0; i < ps->performance_level_count; i++) {
3660 if (data->pcie_gen_performance.max <
3661 ps->performance_levels[i].pcie_gen)
3662 data->pcie_gen_performance.max =
3663 ps->performance_levels[i].pcie_gen;
3664
3665 if (data->pcie_gen_performance.min >
3666 ps->performance_levels[i].pcie_gen)
3667 data->pcie_gen_performance.min =
3668 ps->performance_levels[i].pcie_gen;
3669
3670 if (data->pcie_lane_performance.max <
3671 ps->performance_levels[i].pcie_lane)
3672 data->pcie_lane_performance.max =
3673 ps->performance_levels[i].pcie_lane;
a23eefa2
RZ		 3674 if (data->pcie_lane_performance.min >
3675 ps->performance_levels[i].pcie_lane)
3676 data->pcie_lane_performance.min =
3677 ps->performance_levels[i].pcie_lane;
3678 }
3679 break;
3680 case PP_StateUILabel_Battery:
3681 data->use_pcie_power_saving_levels = true;
3682
3683 for (i = 0; i < ps->performance_level_count; i++) {
3684 if (data->pcie_gen_power_saving.max <
3685 ps->performance_levels[i].pcie_gen)
3686 data->pcie_gen_power_saving.max =
3687 ps->performance_levels[i].pcie_gen;
3688
3689 if (data->pcie_gen_power_saving.min >
3690 ps->performance_levels[i].pcie_gen)
3691 data->pcie_gen_power_saving.min =
3692 ps->performance_levels[i].pcie_gen;
3693
3694 if (data->pcie_lane_power_saving.max <
3695 ps->performance_levels[i].pcie_lane)
3696 data->pcie_lane_power_saving.max =
3697 ps->performance_levels[i].pcie_lane;
3698
3699 if (data->pcie_lane_power_saving.min >
3700 ps->performance_levels[i].pcie_lane)
3701 data->pcie_lane_power_saving.min =
3702 ps->performance_levels[i].pcie_lane;
3703 }
3704 break;
3705 default:
3706 break;
3707 }
3708 }
3709 return 0;
3710}
3711
3712static void
2cc0c0b5 3713polaris10_print_current_perforce_level(struct pp_hwmgr *hwmgr, struct seq_file *m)
a23eefa2 3714{
b2d96143
RZ		 3715 uint32_t sclk, mclk, activity_percent;
3716 uint32_t offset;
3717 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3718
3719 smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_API_GetSclkFrequency);
3720
3721 sclk = cgs_read_register(hwmgr->device, mmSMC_MSG_ARG_0);
3722
3723 smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_API_GetMclkFrequency);
3724
3725 mclk = cgs_read_register(hwmgr->device, mmSMC_MSG_ARG_0);
3726 seq_printf(m, "\n [ mclk ]: %u MHz\n\n [ sclk ]: %u MHz\n",
3727 mclk / 100, sclk / 100);
b2d96143
RZ		 3728
3729 offset = data->soft_regs_start + offsetof(SMU74_SoftRegisters, AverageGraphicsActivity);
3730 activity_percent = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset);
3731 activity_percent += 0x80;
3732 activity_percent >>= 8;
3733
3734 seq_printf(m, "\n [GPU load]: %u%%\n\n", activity_percent > 100 ? 100 : activity_percent);
3735
3736 seq_printf(m, "uvd %sabled\n", data->uvd_power_gated ? "dis" : "en");
3737
3738 seq_printf(m, "vce %sabled\n", data->vce_power_gated ? "dis" : "en");
a23eefa2
RZ		 3739}
3740
2cc0c0b5 3741static int polaris10_find_dpm_states_clocks_in_dpm_table(struct pp_hwmgr *hwmgr, const void *input)
a23eefa2
RZ		 3742{
3743 const struct phm_set_power_state_input *states =
3744 (const struct phm_set_power_state_input *)input;
2cc0c0b5
FC		 3745 const struct polaris10_power_state *polaris10_ps =
3746 cast_const_phw_polaris10_power_state(states->pnew_state);
3747 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
3748 struct polaris10_single_dpm_table *sclk_table = &(data->dpm_table.sclk_table);
3749 uint32_t sclk = polaris10_ps->performance_levels
3750 [polaris10_ps->performance_level_count - 1].engine_clock;
3751 struct polaris10_single_dpm_table *mclk_table = &(data->dpm_table.mclk_table);
3752 uint32_t mclk = polaris10_ps->performance_levels
3753 [polaris10_ps->performance_level_count - 1].memory_clock;
a23eefa2
RZ		 3754 struct PP_Clocks min_clocks = {0};
3755 uint32_t i;
3756 struct cgs_display_info info = {0};
3757
3758 data->need_update_smu7_dpm_table = 0;
3759
3760 for (i = 0; i < sclk_table->count; i++) {
3761 if (sclk == sclk_table->dpm_levels[i].value)
3762 break;
3763 }
3764
3765 if (i >= sclk_table->count)
3766 data->need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK;
3767 else {
3768 /* TODO: Check SCLK in DAL's minimum clocks
3769 * in case DeepSleep divider update is required.
3770 */
2cc0c0b5
FC		 3771 if (data->display_timing.min_clock_in_sr != min_clocks.engineClockInSR &&
3772 (min_clocks.engineClockInSR >= POLARIS10_MINIMUM_ENGINE_CLOCK ||
3773 data->display_timing.min_clock_in_sr >= POLARIS10_MINIMUM_ENGINE_CLOCK))
a23eefa2
RZ		 3774 data->need_update_smu7_dpm_table |= DPMTABLE_UPDATE_SCLK;
3775 }
3776
3777 for (i = 0; i < mclk_table->count; i++) {
3778 if (mclk == mclk_table->dpm_levels[i].value)
3779 break;
3780 }
3781
3782 if (i >= mclk_table->count)
3783 data->need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_MCLK;
3784
3785 cgs_get_active_displays_info(hwmgr->device, &info);
3786
3787 if (data->display_timing.num_existing_displays != info.display_count)
3788 data->need_update_smu7_dpm_table |= DPMTABLE_UPDATE_MCLK;
3789
3790 return 0;
3791}
3792
2cc0c0b5
FC		 3793static uint16_t polaris10_get_maximum_link_speed(struct pp_hwmgr *hwmgr,
3794 const struct polaris10_power_state *polaris10_ps)
a23eefa2
RZ		 3795{
3796 uint32_t i;
3797 uint32_t sclk, max_sclk = 0;
2cc0c0b5
FC		 3798 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
3799 struct polaris10_dpm_table *dpm_table = &data->dpm_table;
a23eefa2 3800
2cc0c0b5
FC		 3801 for (i = 0; i < polaris10_ps->performance_level_count; i++) {
3802 sclk = polaris10_ps->performance_levels[i].engine_clock;
a23eefa2
RZ		 3803 if (max_sclk < sclk)
3804 max_sclk = sclk;
3805 }
3806
3807 for (i = 0; i < dpm_table->sclk_table.count; i++) {
3808 if (dpm_table->sclk_table.dpm_levels[i].value == max_sclk)
3809 return (uint16_t) ((i >= dpm_table->pcie_speed_table.count) ?
3810 dpm_table->pcie_speed_table.dpm_levels
3811 [dpm_table->pcie_speed_table.count - 1].value :
3812 dpm_table->pcie_speed_table.dpm_levels[i].value);
3813 }
3814
3815 return 0;
3816}
3817
2cc0c0b5 3818static int polaris10_request_link_speed_change_before_state_change(
a23eefa2
RZ		 3819 struct pp_hwmgr *hwmgr, const void *input)
3820{
3821 const struct phm_set_power_state_input *states =
3822 (const struct phm_set_power_state_input *)input;
2cc0c0b5
FC		 3823 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
3824 const struct polaris10_power_state *polaris10_nps =
3825 cast_const_phw_polaris10_power_state(states->pnew_state);
3826 const struct polaris10_power_state *polaris10_cps =
3827 cast_const_phw_polaris10_power_state(states->pcurrent_state);
a23eefa2 3828
2cc0c0b5 3829 uint16_t target_link_speed = polaris10_get_maximum_link_speed(hwmgr, polaris10_nps);
a23eefa2
RZ		 3830 uint16_t current_link_speed;
3831
3832 if (data->force_pcie_gen == PP_PCIEGenInvalid)
2cc0c0b5 3833 current_link_speed = polaris10_get_maximum_link_speed(hwmgr, polaris10_cps);
a23eefa2
RZ		 3834 else
3835 current_link_speed = data->force_pcie_gen;
3836
3837 data->force_pcie_gen = PP_PCIEGenInvalid;
3838 data->pspp_notify_required = false;
3839
3840 if (target_link_speed > current_link_speed) {
3841 switch (target_link_speed) {
3842 case PP_PCIEGen3:
3843 if (0 == acpi_pcie_perf_request(hwmgr->device, PCIE_PERF_REQ_GEN3, false))
3844 break;
3845 data->force_pcie_gen = PP_PCIEGen2;
3846 if (current_link_speed == PP_PCIEGen2)
3847 break;
3848 case PP_PCIEGen2:
3849 if (0 == acpi_pcie_perf_request(hwmgr->device, PCIE_PERF_REQ_GEN2, false))
3850 break;
3851 default:
3852 data->force_pcie_gen = phm_get_current_pcie_speed(hwmgr);
3853 break;
3854 }
3855 } else {
3856 if (target_link_speed < current_link_speed)
3857 data->pspp_notify_required = true;
3858 }
3859
3860 return 0;
3861}
3862
2cc0c0b5 3863static int polaris10_freeze_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)
a23eefa2 3864{
2cc0c0b5 3865 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 3866
3867 if (0 == data->need_update_smu7_dpm_table)
3868 return 0;
3869
3870 if ((0 == data->sclk_dpm_key_disabled) &&
3871 (data->need_update_smu7_dpm_table &
3872 (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_UPDATE_SCLK))) {
2cc0c0b5 3873 PP_ASSERT_WITH_CODE(true == polaris10_is_dpm_running(hwmgr),
a23eefa2
RZ		 3874 "Trying to freeze SCLK DPM when DPM is disabled",
3875 );
3876 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr->smumgr,
3877 PPSMC_MSG_SCLKDPM_FreezeLevel),
3878 "Failed to freeze SCLK DPM during FreezeSclkMclkDPM Function!",
3879 return -1);
3880 }
3881
3882 if ((0 == data->mclk_dpm_key_disabled) &&
3883 (data->need_update_smu7_dpm_table &
3884 DPMTABLE_OD_UPDATE_MCLK)) {
2cc0c0b5 3885 PP_ASSERT_WITH_CODE(true == polaris10_is_dpm_running(hwmgr),
a23eefa2
RZ		 3886 "Trying to freeze MCLK DPM when DPM is disabled",
3887 );
3888 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr->smumgr,
3889 PPSMC_MSG_MCLKDPM_FreezeLevel),
3890 "Failed to freeze MCLK DPM during FreezeSclkMclkDPM Function!",
3891 return -1);
3892 }
3893
3894 return 0;
3895}
3896
2cc0c0b5 3897static int polaris10_populate_and_upload_sclk_mclk_dpm_levels(
a23eefa2
RZ		 3898 struct pp_hwmgr *hwmgr, const void *input)
3899{
3900 int result = 0;
3901 const struct phm_set_power_state_input *states =
3902 (const struct phm_set_power_state_input *)input;
2cc0c0b5
FC		 3903 const struct polaris10_power_state *polaris10_ps =
3904 cast_const_phw_polaris10_power_state(states->pnew_state);
3905 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
3906 uint32_t sclk = polaris10_ps->performance_levels
3907 [polaris10_ps->performance_level_count - 1].engine_clock;
3908 uint32_t mclk = polaris10_ps->performance_levels
3909 [polaris10_ps->performance_level_count - 1].memory_clock;
3910 struct polaris10_dpm_table *dpm_table = &data->dpm_table;
3911
3912 struct polaris10_dpm_table *golden_dpm_table = &data->golden_dpm_table;
a23eefa2
RZ		 3913 uint32_t dpm_count, clock_percent;
3914 uint32_t i;
3915
3916 if (0 == data->need_update_smu7_dpm_table)
3917 return 0;
3918
3919 if (data->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_SCLK) {
3920 dpm_table->sclk_table.dpm_levels
3921 [dpm_table->sclk_table.count - 1].value = sclk;
3922
3923 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_OD6PlusinACSupport) ||
3924 phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_OD6PlusinDCSupport)) {
3925 /* Need to do calculation based on the golden DPM table
3926 * as the Heatmap GPU Clock axis is also based on the default values
3927 */
3928 PP_ASSERT_WITH_CODE(
3929 (golden_dpm_table->sclk_table.dpm_levels
3930 [golden_dpm_table->sclk_table.count - 1].value != 0),
3931 "Divide by 0!",
3932 return -1);
3933 dpm_count = dpm_table->sclk_table.count < 2 ? 0 : dpm_table->sclk_table.count - 2;
3934
3935 for (i = dpm_count; i > 1; i--) {
3936 if (sclk > golden_dpm_table->sclk_table.dpm_levels[golden_dpm_table->sclk_table.count-1].value) {
3937 clock_percent =
3938 ((sclk
3939 - golden_dpm_table->sclk_table.dpm_levels[golden_dpm_table->sclk_table.count-1].value
3940 ) * 100)
3941 / golden_dpm_table->sclk_table.dpm_levels[golden_dpm_table->sclk_table.count-1].value;
3942
3943 dpm_table->sclk_table.dpm_levels[i].value =
3944 golden_dpm_table->sclk_table.dpm_levels[i].value +
3945 (golden_dpm_table->sclk_table.dpm_levels[i].value *
3946 clock_percent)/100;
3947
3948 } else if (golden_dpm_table->sclk_table.dpm_levels[dpm_table->sclk_table.count-1].value > sclk) {
3949 clock_percent =
3950 ((golden_dpm_table->sclk_table.dpm_levels[golden_dpm_table->sclk_table.count - 1].value
3951 - sclk) * 100)
3952 / golden_dpm_table->sclk_table.dpm_levels[golden_dpm_table->sclk_table.count-1].value;
3953
3954 dpm_table->sclk_table.dpm_levels[i].value =
3955 golden_dpm_table->sclk_table.dpm_levels[i].value -
3956 (golden_dpm_table->sclk_table.dpm_levels[i].value *
3957 clock_percent) / 100;
3958 } else
3959 dpm_table->sclk_table.dpm_levels[i].value =
3960 golden_dpm_table->sclk_table.dpm_levels[i].value;
3961 }
3962 }
3963 }
3964
3965 if (data->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK) {
3966 dpm_table->mclk_table.dpm_levels
3967 [dpm_table->mclk_table.count - 1].value = mclk;
3968
3969 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_OD6PlusinACSupport) ||
3970 phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_OD6PlusinDCSupport)) {
3971
3972 PP_ASSERT_WITH_CODE(
3973 (golden_dpm_table->mclk_table.dpm_levels
3974 [golden_dpm_table->mclk_table.count-1].value != 0),
3975 "Divide by 0!",
3976 return -1);
3977 dpm_count = dpm_table->mclk_table.count < 2 ? 0 : dpm_table->mclk_table.count - 2;
3978 for (i = dpm_count; i > 1; i--) {
3979 if (golden_dpm_table->mclk_table.dpm_levels[golden_dpm_table->mclk_table.count-1].value < mclk) {
3980 clock_percent = ((mclk -
3981 golden_dpm_table->mclk_table.dpm_levels[golden_dpm_table->mclk_table.count-1].value) * 100)
3982 / golden_dpm_table->mclk_table.dpm_levels[golden_dpm_table->mclk_table.count-1].value;
3983
3984 dpm_table->mclk_table.dpm_levels[i].value =
3985 golden_dpm_table->mclk_table.dpm_levels[i].value +
3986 (golden_dpm_table->mclk_table.dpm_levels[i].value *
3987 clock_percent) / 100;
3988
3989 } else if (golden_dpm_table->mclk_table.dpm_levels[dpm_table->mclk_table.count-1].value > mclk) {
3990 clock_percent = (
3991 (golden_dpm_table->mclk_table.dpm_levels[golden_dpm_table->mclk_table.count-1].value - mclk)
3992 * 100)
3993 / golden_dpm_table->mclk_table.dpm_levels[golden_dpm_table->mclk_table.count-1].value;
3994
3995 dpm_table->mclk_table.dpm_levels[i].value =
3996 golden_dpm_table->mclk_table.dpm_levels[i].value -
3997 (golden_dpm_table->mclk_table.dpm_levels[i].value *
3998 clock_percent) / 100;
3999 } else
4000 dpm_table->mclk_table.dpm_levels[i].value =
4001 golden_dpm_table->mclk_table.dpm_levels[i].value;
4002 }
4003 }
4004 }
4005
4006 if (data->need_update_smu7_dpm_table &
4007 (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_UPDATE_SCLK)) {
2cc0c0b5 4008 result = polaris10_populate_all_graphic_levels(hwmgr);
a23eefa2
RZ		 4009 PP_ASSERT_WITH_CODE((0 == result),
4010 "Failed to populate SCLK during PopulateNewDPMClocksStates Function!",
4011 return result);
4012 }
4013
4014 if (data->need_update_smu7_dpm_table &
4015 (DPMTABLE_OD_UPDATE_MCLK + DPMTABLE_UPDATE_MCLK)) {
4016 /*populate MCLK dpm table to SMU7 */
2cc0c0b5 4017 result = polaris10_populate_all_memory_levels(hwmgr);
a23eefa2
RZ		 4018 PP_ASSERT_WITH_CODE((0 == result),
4019 "Failed to populate MCLK during PopulateNewDPMClocksStates Function!",
4020 return result);
4021 }
4022
4023 return result;
4024}
4025
2cc0c0b5
FC		 4026static int polaris10_trim_single_dpm_states(struct pp_hwmgr *hwmgr,
4027 struct polaris10_single_dpm_table *dpm_table,
a23eefa2
RZ		 4028 uint32_t low_limit, uint32_t high_limit)
4029{
4030 uint32_t i;
a23eefa2
RZ		 4031
4032 for (i = 0; i < dpm_table->count; i++) {
4033 if ((dpm_table->dpm_levels[i].value < low_limit)
4034 || (dpm_table->dpm_levels[i].value > high_limit))
4035 dpm_table->dpm_levels[i].enabled = false;
a23eefa2
RZ		 4036 else
4037 dpm_table->dpm_levels[i].enabled = true;
4038 }
4039
4040 return 0;
4041}
4042
2cc0c0b5
FC		 4043static int polaris10_trim_dpm_states(struct pp_hwmgr *hwmgr,
4044 const struct polaris10_power_state *polaris10_ps)
a23eefa2
RZ		 4045{
4046 int result = 0;
2cc0c0b5 4047 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4048 uint32_t high_limit_count;
4049
2cc0c0b5 4050 PP_ASSERT_WITH_CODE((polaris10_ps->performance_level_count >= 1),
a23eefa2
RZ		 4051 "power state did not have any performance level",
4052 return -1);
4053
2cc0c0b5 4054 high_limit_count = (1 == polaris10_ps->performance_level_count) ? 0 : 1;
a23eefa2 4055
2cc0c0b5 4056 polaris10_trim_single_dpm_states(hwmgr,
a23eefa2 4057 &(data->dpm_table.sclk_table),
2cc0c0b5
FC		 4058 polaris10_ps->performance_levels[0].engine_clock,
4059 polaris10_ps->performance_levels[high_limit_count].engine_clock);
a23eefa2 4060
2cc0c0b5 4061 polaris10_trim_single_dpm_states(hwmgr,
a23eefa2 4062 &(data->dpm_table.mclk_table),
2cc0c0b5
FC		 4063 polaris10_ps->performance_levels[0].memory_clock,
4064 polaris10_ps->performance_levels[high_limit_count].memory_clock);
a23eefa2
RZ		 4065
4066 return result;
4067}
4068
2cc0c0b5 4069static int polaris10_generate_dpm_level_enable_mask(
a23eefa2
RZ		 4070 struct pp_hwmgr *hwmgr, const void *input)
4071{
4072 int result;
4073 const struct phm_set_power_state_input *states =
4074 (const struct phm_set_power_state_input *)input;
2cc0c0b5
FC		 4075 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4076 const struct polaris10_power_state *polaris10_ps =
4077 cast_const_phw_polaris10_power_state(states->pnew_state);
a23eefa2 4078
2cc0c0b5 4079 result = polaris10_trim_dpm_states(hwmgr, polaris10_ps);
a23eefa2
RZ		 4080 if (result)
4081 return result;
4082
4083 data->dpm_level_enable_mask.sclk_dpm_enable_mask =
4084 phm_get_dpm_level_enable_mask_value(&data->dpm_table.sclk_table);
4085 data->dpm_level_enable_mask.mclk_dpm_enable_mask =
4086 phm_get_dpm_level_enable_mask_value(&data->dpm_table.mclk_table);
4087 data->dpm_level_enable_mask.pcie_dpm_enable_mask =
4088 phm_get_dpm_level_enable_mask_value(&data->dpm_table.pcie_speed_table);
4089
4090 return 0;
4091}
4092
2cc0c0b5 4093int polaris10_enable_disable_uvd_dpm(struct pp_hwmgr *hwmgr, bool enable)
a23eefa2
RZ		 4094{
4095 return smum_send_msg_to_smc(hwmgr->smumgr, enable ?
92c6d645
EH		 4096 PPSMC_MSG_UVDDPM_Enable :
4097 PPSMC_MSG_UVDDPM_Disable);
4098}
4099
2cc0c0b5 4100int polaris10_enable_disable_vce_dpm(struct pp_hwmgr *hwmgr, bool enable)
92c6d645
EH		 4101{
4102 return smum_send_msg_to_smc(hwmgr->smumgr, enable?
a23eefa2
RZ		 4103 PPSMC_MSG_VCEDPM_Enable :
4104 PPSMC_MSG_VCEDPM_Disable);
4105}
4106
2cc0c0b5 4107int polaris10_enable_disable_samu_dpm(struct pp_hwmgr *hwmgr, bool enable)
92c6d645
EH		 4108{
4109 return smum_send_msg_to_smc(hwmgr->smumgr, enable?
4110 PPSMC_MSG_SAMUDPM_Enable :
4111 PPSMC_MSG_SAMUDPM_Disable);
4112}
4113
2cc0c0b5 4114int polaris10_update_uvd_dpm(struct pp_hwmgr *hwmgr, bool bgate)
92c6d645 4115{
2cc0c0b5 4116 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
92c6d645
EH		 4117 uint32_t mm_boot_level_offset, mm_boot_level_value;
4118 struct phm_ppt_v1_information *table_info =
4119 (struct phm_ppt_v1_information *)(hwmgr->pptable);
4120
4121 if (!bgate) {
4122 data->smc_state_table.UvdBootLevel = 0;
4123 if (table_info->mm_dep_table->count > 0)
4124 data->smc_state_table.UvdBootLevel =
4125 (uint8_t) (table_info->mm_dep_table->count - 1);
4126 mm_boot_level_offset = data->dpm_table_start +
4127 offsetof(SMU74_Discrete_DpmTable, UvdBootLevel);
4128 mm_boot_level_offset /= 4;
4129 mm_boot_level_offset *= 4;
4130 mm_boot_level_value = cgs_read_ind_register(hwmgr->device,
4131 CGS_IND_REG__SMC, mm_boot_level_offset);
4132 mm_boot_level_value &= 0x00FFFFFF;
4133 mm_boot_level_value |= data->smc_state_table.UvdBootLevel << 24;
4134 cgs_write_ind_register(hwmgr->device,
4135 CGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value);
4136
4137 if (!phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4138 PHM_PlatformCaps_UVDDPM) ||
4139 phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4140 PHM_PlatformCaps_StablePState))
4141 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4142 PPSMC_MSG_UVDDPM_SetEnabledMask,
4143 (uint32_t)(1 << data->smc_state_table.UvdBootLevel));
4144 }
4145
2cc0c0b5 4146 return polaris10_enable_disable_uvd_dpm(hwmgr, !bgate);
92c6d645
EH		 4147}
4148
2cc0c0b5 4149static int polaris10_update_vce_dpm(struct pp_hwmgr *hwmgr, const void *input)
a23eefa2
RZ		 4150{
4151 const struct phm_set_power_state_input *states =
4152 (const struct phm_set_power_state_input *)input;
2cc0c0b5
FC		 4153 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4154 const struct polaris10_power_state *polaris10_nps =
4155 cast_const_phw_polaris10_power_state(states->pnew_state);
4156 const struct polaris10_power_state *polaris10_cps =
4157 cast_const_phw_polaris10_power_state(states->pcurrent_state);
a23eefa2
RZ		 4158
4159 uint32_t mm_boot_level_offset, mm_boot_level_value;
4160 struct phm_ppt_v1_information *table_info =
4161 (struct phm_ppt_v1_information *)(hwmgr->pptable);
4162
2cc0c0b5
FC		 4163 if (polaris10_nps->vce_clks.evclk > 0 &&
4164 (polaris10_cps == NULL || polaris10_cps->vce_clks.evclk == 0)) {
a23eefa2
RZ		 4165
4166 data->smc_state_table.VceBootLevel =
4167 (uint8_t) (table_info->mm_dep_table->count - 1);
4168
4169 mm_boot_level_offset = data->dpm_table_start +
4170 offsetof(SMU74_Discrete_DpmTable, VceBootLevel);
4171 mm_boot_level_offset /= 4;
4172 mm_boot_level_offset *= 4;
4173 mm_boot_level_value = cgs_read_ind_register(hwmgr->device,
4174 CGS_IND_REG__SMC, mm_boot_level_offset);
4175 mm_boot_level_value &= 0xFF00FFFF;
4176 mm_boot_level_value |= data->smc_state_table.VceBootLevel << 16;
4177 cgs_write_ind_register(hwmgr->device,
4178 CGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value);
4179
4180 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_StablePState)) {
4181 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4182 PPSMC_MSG_VCEDPM_SetEnabledMask,
4183 (uint32_t)1 << data->smc_state_table.VceBootLevel);
4184
2cc0c0b5
FC		 4185 polaris10_enable_disable_vce_dpm(hwmgr, true);
4186 } else if (polaris10_nps->vce_clks.evclk == 0 &&
4187 polaris10_cps != NULL &&
4188 polaris10_cps->vce_clks.evclk > 0)
4189 polaris10_enable_disable_vce_dpm(hwmgr, false);
a23eefa2
RZ		 4190 }
4191
4192 return 0;
4193}
4194
2cc0c0b5 4195int polaris10_update_samu_dpm(struct pp_hwmgr *hwmgr, bool bgate)
92c6d645 4196{
2cc0c0b5 4197 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
92c6d645 4198 uint32_t mm_boot_level_offset, mm_boot_level_value;
92c6d645
EH		 4199
4200 if (!bgate) {
871fd840 4201 data->smc_state_table.SamuBootLevel = 0;
92c6d645
EH		 4202 mm_boot_level_offset = data->dpm_table_start +
4203 offsetof(SMU74_Discrete_DpmTable, SamuBootLevel);
4204 mm_boot_level_offset /= 4;
4205 mm_boot_level_offset *= 4;
4206 mm_boot_level_value = cgs_read_ind_register(hwmgr->device,
4207 CGS_IND_REG__SMC, mm_boot_level_offset);
4208 mm_boot_level_value &= 0xFFFFFF00;
4209 mm_boot_level_value |= data->smc_state_table.SamuBootLevel << 0;
4210 cgs_write_ind_register(hwmgr->device,
4211 CGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value);
4212
4213 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4214 PHM_PlatformCaps_StablePState))
4215 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4216 PPSMC_MSG_SAMUDPM_SetEnabledMask,
4217 (uint32_t)(1 << data->smc_state_table.SamuBootLevel));
4218 }
4219
2cc0c0b5 4220 return polaris10_enable_disable_samu_dpm(hwmgr, !bgate);
92c6d645
EH		 4221}
4222
2cc0c0b5 4223static int polaris10_update_sclk_threshold(struct pp_hwmgr *hwmgr)
a23eefa2 4224{
2cc0c0b5 4225 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4226
4227 int result = 0;
4228 uint32_t low_sclk_interrupt_threshold = 0;
4229
4230 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4231 PHM_PlatformCaps_SclkThrottleLowNotification)
4232 && (hwmgr->gfx_arbiter.sclk_threshold !=
4233 data->low_sclk_interrupt_threshold)) {
4234 data->low_sclk_interrupt_threshold =
4235 hwmgr->gfx_arbiter.sclk_threshold;
4236 low_sclk_interrupt_threshold =
4237 data->low_sclk_interrupt_threshold;
4238
4239 CONVERT_FROM_HOST_TO_SMC_UL(low_sclk_interrupt_threshold);
4240
2cc0c0b5 4241 result = polaris10_copy_bytes_to_smc(
a23eefa2
RZ		 4242 hwmgr->smumgr,
4243 data->dpm_table_start +
4244 offsetof(SMU74_Discrete_DpmTable,
4245 LowSclkInterruptThreshold),
4246 (uint8_t *)&low_sclk_interrupt_threshold,
4247 sizeof(uint32_t),
4248 data->sram_end);
4249 }
4250
4251 return result;
4252}
4253
2cc0c0b5 4254static int polaris10_program_mem_timing_parameters(struct pp_hwmgr *hwmgr)
a23eefa2 4255{
2cc0c0b5 4256 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4257
4258 if (data->need_update_smu7_dpm_table &
4259 (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_OD_UPDATE_MCLK))
2cc0c0b5 4260 return polaris10_program_memory_timing_parameters(hwmgr);
a23eefa2
RZ		 4261
4262 return 0;
4263}
4264
2cc0c0b5 4265static int polaris10_unfreeze_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)
a23eefa2 4266{
2cc0c0b5 4267 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4268
4269 if (0 == data->need_update_smu7_dpm_table)
4270 return 0;
4271
4272 if ((0 == data->sclk_dpm_key_disabled) &&
4273 (data->need_update_smu7_dpm_table &
4274 (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_UPDATE_SCLK))) {
4275
2cc0c0b5 4276 PP_ASSERT_WITH_CODE(true == polaris10_is_dpm_running(hwmgr),
a23eefa2
RZ		 4277 "Trying to Unfreeze SCLK DPM when DPM is disabled",
4278 );
4279 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr->smumgr,
4280 PPSMC_MSG_SCLKDPM_UnfreezeLevel),
4281 "Failed to unfreeze SCLK DPM during UnFreezeSclkMclkDPM Function!",
4282 return -1);
4283 }
4284
4285 if ((0 == data->mclk_dpm_key_disabled) &&
4286 (data->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)) {
4287
2cc0c0b5 4288 PP_ASSERT_WITH_CODE(true == polaris10_is_dpm_running(hwmgr),
a23eefa2
RZ		 4289 "Trying to Unfreeze MCLK DPM when DPM is disabled",
4290 );
4291 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr->smumgr,
4292 PPSMC_MSG_SCLKDPM_UnfreezeLevel),
4293 "Failed to unfreeze MCLK DPM during UnFreezeSclkMclkDPM Function!",
4294 return -1);
4295 }
4296
4297 data->need_update_smu7_dpm_table = 0;
4298
4299 return 0;
4300}
4301
2cc0c0b5 4302static int polaris10_notify_link_speed_change_after_state_change(
a23eefa2
RZ		 4303 struct pp_hwmgr *hwmgr, const void *input)
4304{
4305 const struct phm_set_power_state_input *states =
4306 (const struct phm_set_power_state_input *)input;
2cc0c0b5
FC		 4307 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4308 const struct polaris10_power_state *polaris10_ps =
4309 cast_const_phw_polaris10_power_state(states->pnew_state);
4310 uint16_t target_link_speed = polaris10_get_maximum_link_speed(hwmgr, polaris10_ps);
a23eefa2
RZ		 4311 uint8_t request;
4312
4313 if (data->pspp_notify_required) {
4314 if (target_link_speed == PP_PCIEGen3)
4315 request = PCIE_PERF_REQ_GEN3;
4316 else if (target_link_speed == PP_PCIEGen2)
4317 request = PCIE_PERF_REQ_GEN2;
4318 else
4319 request = PCIE_PERF_REQ_GEN1;
4320
4321 if (request == PCIE_PERF_REQ_GEN1 &&
4322 phm_get_current_pcie_speed(hwmgr) > 0)
4323 return 0;
4324
4325 if (acpi_pcie_perf_request(hwmgr->device, request, false)) {
4326 if (PP_PCIEGen2 == target_link_speed)
4327 printk("PSPP request to switch to Gen2 from Gen3 Failed!");
4328 else
4329 printk("PSPP request to switch to Gen1 from Gen2 Failed!");
4330 }
4331 }
4332
4333 return 0;
4334}
4335
2cc0c0b5 4336static int polaris10_set_power_state_tasks(struct pp_hwmgr *hwmgr, const void *input)
a23eefa2
RZ		 4337{
4338 int tmp_result, result = 0;
2cc0c0b5 4339 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2 4340
2cc0c0b5 4341 tmp_result = polaris10_find_dpm_states_clocks_in_dpm_table(hwmgr, input);
a23eefa2
RZ		 4342 PP_ASSERT_WITH_CODE((0 == tmp_result),
4343 "Failed to find DPM states clocks in DPM table!",
4344 result = tmp_result);
4345
4346 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4347 PHM_PlatformCaps_PCIEPerformanceRequest)) {
4348 tmp_result =
2cc0c0b5 4349 polaris10_request_link_speed_change_before_state_change(hwmgr, input);
a23eefa2
RZ		 4350 PP_ASSERT_WITH_CODE((0 == tmp_result),
4351 "Failed to request link speed change before state change!",
4352 result = tmp_result);
4353 }
4354
2cc0c0b5 4355 tmp_result = polaris10_freeze_sclk_mclk_dpm(hwmgr);
a23eefa2
RZ		 4356 PP_ASSERT_WITH_CODE((0 == tmp_result),
4357 "Failed to freeze SCLK MCLK DPM!", result = tmp_result);
4358
2cc0c0b5 4359 tmp_result = polaris10_populate_and_upload_sclk_mclk_dpm_levels(hwmgr, input);
a23eefa2
RZ		 4360 PP_ASSERT_WITH_CODE((0 == tmp_result),
4361 "Failed to populate and upload SCLK MCLK DPM levels!",
4362 result = tmp_result);
4363
2cc0c0b5 4364 tmp_result = polaris10_generate_dpm_level_enable_mask(hwmgr, input);
a23eefa2
RZ		 4365 PP_ASSERT_WITH_CODE((0 == tmp_result),
4366 "Failed to generate DPM level enabled mask!",
4367 result = tmp_result);
4368
2cc0c0b5 4369 tmp_result = polaris10_update_vce_dpm(hwmgr, input);
a23eefa2
RZ		 4370 PP_ASSERT_WITH_CODE((0 == tmp_result),
4371 "Failed to update VCE DPM!",
4372 result = tmp_result);
4373
2cc0c0b5 4374 tmp_result = polaris10_update_sclk_threshold(hwmgr);
a23eefa2
RZ		 4375 PP_ASSERT_WITH_CODE((0 == tmp_result),
4376 "Failed to update SCLK threshold!",
4377 result = tmp_result);
4378
2cc0c0b5 4379 tmp_result = polaris10_program_mem_timing_parameters(hwmgr);
a23eefa2
RZ		 4380 PP_ASSERT_WITH_CODE((0 == tmp_result),
4381 "Failed to program memory timing parameters!",
4382 result = tmp_result);
4383
2cc0c0b5 4384 tmp_result = polaris10_unfreeze_sclk_mclk_dpm(hwmgr);
a23eefa2
RZ		 4385 PP_ASSERT_WITH_CODE((0 == tmp_result),
4386 "Failed to unfreeze SCLK MCLK DPM!",
4387 result = tmp_result);
4388
2cc0c0b5 4389 tmp_result = polaris10_upload_dpm_level_enable_mask(hwmgr);
a23eefa2
RZ		 4390 PP_ASSERT_WITH_CODE((0 == tmp_result),
4391 "Failed to upload DPM level enabled mask!",
4392 result = tmp_result);
4393
4394 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4395 PHM_PlatformCaps_PCIEPerformanceRequest)) {
4396 tmp_result =
2cc0c0b5 4397 polaris10_notify_link_speed_change_after_state_change(hwmgr, input);
a23eefa2
RZ		 4398 PP_ASSERT_WITH_CODE((0 == tmp_result),
4399 "Failed to notify link speed change after state change!",
4400 result = tmp_result);
4401 }
4402 data->apply_optimized_settings = false;
4403 return result;
4404}
4405
2cc0c0b5 4406static int polaris10_set_max_fan_pwm_output(struct pp_hwmgr *hwmgr, uint16_t us_max_fan_pwm)
a23eefa2 4407{
eede5262
EH		 4408 hwmgr->thermal_controller.
4409 advanceFanControlParameters.usMaxFanPWM = us_max_fan_pwm;
a23eefa2 4410
eede5262 4411 if (phm_is_hw_access_blocked(hwmgr))
a23eefa2 4412 return 0;
eede5262
EH		 4413
4414 return smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4415 PPSMC_MSG_SetFanPwmMax, us_max_fan_pwm);
a23eefa2
RZ		 4416}
4417
2cc0c0b5 4418int polaris10_notify_smc_display_change(struct pp_hwmgr *hwmgr, bool has_display)
a23eefa2
RZ		 4419{
4420 PPSMC_Msg msg = has_display ? (PPSMC_Msg)PPSMC_HasDisplay : (PPSMC_Msg)PPSMC_NoDisplay;
4421
4422 return (smum_send_msg_to_smc(hwmgr->smumgr, msg) == 0) ? 0 : -1;
4423}
4424
2cc0c0b5 4425int polaris10_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 4426{
4427 uint32_t num_active_displays = 0;
4428 struct cgs_display_info info = {0};
4429 info.mode_info = NULL;
4430
4431 cgs_get_active_displays_info(hwmgr->device, &info);
4432
4433 num_active_displays = info.display_count;
4434
4435 if (num_active_displays > 1) /* to do && (pHwMgr->pPECI->displayConfiguration.bMultiMonitorInSync != TRUE)) */
2cc0c0b5 4436 polaris10_notify_smc_display_change(hwmgr, false);
a23eefa2 4437 else
2cc0c0b5 4438 polaris10_notify_smc_display_change(hwmgr, true);
a23eefa2
RZ		 4439
4440 return 0;
4441}
4442
4443/**
4444* Programs the display gap
4445*
4446* @param hwmgr the address of the powerplay hardware manager.
4447* @return always OK
4448*/
2cc0c0b5 4449int polaris10_program_display_gap(struct pp_hwmgr *hwmgr)
a23eefa2 4450{
2cc0c0b5 4451 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4452 uint32_t num_active_displays = 0;
4453 uint32_t display_gap = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_DISPLAY_GAP_CNTL);
4454 uint32_t display_gap2;
4455 uint32_t pre_vbi_time_in_us;
4456 uint32_t frame_time_in_us;
4457 uint32_t ref_clock;
4458 uint32_t refresh_rate = 0;
4459 struct cgs_display_info info = {0};
4460 struct cgs_mode_info mode_info;
4461
4462 info.mode_info = &mode_info;
4463
4464 cgs_get_active_displays_info(hwmgr->device, &info);
4465 num_active_displays = info.display_count;
4466
4467 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, DISP_GAP, (num_active_displays > 0) ? DISPLAY_GAP_VBLANK_OR_WM : DISPLAY_GAP_IGNORE);
4468 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_DISPLAY_GAP_CNTL, display_gap);
4469
4470 ref_clock = mode_info.ref_clock;
4471 refresh_rate = mode_info.refresh_rate;
4472
4473 if (0 == refresh_rate)
4474 refresh_rate = 60;
4475
4476 frame_time_in_us = 1000000 / refresh_rate;
4477
4478 pre_vbi_time_in_us = frame_time_in_us - 200 - mode_info.vblank_time_us;
4479 display_gap2 = pre_vbi_time_in_us * (ref_clock / 100);
4480
4481 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_DISPLAY_GAP_CNTL2, display_gap2);
4482
4483 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, data->soft_regs_start + offsetof(SMU74_SoftRegisters, PreVBlankGap), 0x64);
4484
4485 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, data->soft_regs_start + offsetof(SMU74_SoftRegisters, VBlankTimeout), (frame_time_in_us - pre_vbi_time_in_us));
4486
2cc0c0b5 4487 polaris10_notify_smc_display_change(hwmgr, num_active_displays != 0);
a23eefa2
RZ		 4488
4489 return 0;
4490}
4491
4492
2cc0c0b5 4493int polaris10_display_configuration_changed_task(struct pp_hwmgr *hwmgr)
a23eefa2 4494{
2cc0c0b5 4495 return polaris10_program_display_gap(hwmgr);
a23eefa2
RZ		 4496}
4497
4498/**
4499* Set maximum target operating fan output RPM
4500*
4501* @param hwmgr: the address of the powerplay hardware manager.
4502* @param usMaxFanRpm: max operating fan RPM value.
4503* @return The response that came from the SMC.
4504*/
2cc0c0b5 4505static int polaris10_set_max_fan_rpm_output(struct pp_hwmgr *hwmgr, uint16_t us_max_fan_rpm)
a23eefa2 4506{
eede5262
EH		 4507 hwmgr->thermal_controller.
4508 advanceFanControlParameters.usMaxFanRPM = us_max_fan_rpm;
4509
4510 if (phm_is_hw_access_blocked(hwmgr))
4511 return 0;
4512
4513 return smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4514 PPSMC_MSG_SetFanRpmMax, us_max_fan_rpm);
a23eefa2
RZ		 4515}
4516
2cc0c0b5 4517int polaris10_register_internal_thermal_interrupt(struct pp_hwmgr *hwmgr,
a23eefa2
RZ		 4518 const void *thermal_interrupt_info)
4519{
4520 return 0;
4521}
4522
2cc0c0b5 4523bool polaris10_check_smc_update_required_for_display_configuration(struct pp_hwmgr *hwmgr)
a23eefa2 4524{
2cc0c0b5 4525 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4526 bool is_update_required = false;
4527 struct cgs_display_info info = {0, 0, NULL};
4528
4529 cgs_get_active_displays_info(hwmgr->device, &info);
4530
4531 if (data->display_timing.num_existing_displays != info.display_count)
4532 is_update_required = true;
4533/* TO DO NEED TO GET DEEP SLEEP CLOCK FROM DAL
4534 if (phm_cap_enabled(hwmgr->hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_SclkDeepSleep)) {
4535 cgs_get_min_clock_settings(hwmgr->device, &min_clocks);
2cc0c0b5
FC		 4536 if (min_clocks.engineClockInSR != data->display_timing.minClockInSR &&
4537 (min_clocks.engineClockInSR >= POLARIS10_MINIMUM_ENGINE_CLOCK ||
4538 data->display_timing.minClockInSR >= POLARIS10_MINIMUM_ENGINE_CLOCK))
a23eefa2
RZ		 4539 is_update_required = true;
4540*/
4541 return is_update_required;
4542}
4543
2cc0c0b5
FC		 4544static inline bool polaris10_are_power_levels_equal(const struct polaris10_performance_level *pl1,
4545 const struct polaris10_performance_level *pl2)
a23eefa2
RZ		 4546{
4547 return ((pl1->memory_clock == pl2->memory_clock) &&
4548 (pl1->engine_clock == pl2->engine_clock) &&
4549 (pl1->pcie_gen == pl2->pcie_gen) &&
4550 (pl1->pcie_lane == pl2->pcie_lane));
4551}
4552
2cc0c0b5 4553int polaris10_check_states_equal(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *pstate1, const struct pp_hw_power_state *pstate2, bool *equal)
a23eefa2 4554{
2cc0c0b5
FC		 4555 const struct polaris10_power_state *psa = cast_const_phw_polaris10_power_state(pstate1);
4556 const struct polaris10_power_state *psb = cast_const_phw_polaris10_power_state(pstate2);
a23eefa2
RZ		 4557 int i;
4558
4559 if (pstate1 == NULL || pstate2 == NULL || equal == NULL)
4560 return -EINVAL;
4561
4562 /* If the two states don't even have the same number of performance levels they cannot be the same state. */
4563 if (psa->performance_level_count != psb->performance_level_count) {
4564 *equal = false;
4565 return 0;
4566 }
4567
4568 for (i = 0; i < psa->performance_level_count; i++) {
2cc0c0b5 4569 if (!polaris10_are_power_levels_equal(&(psa->performance_levels[i]), &(psb->performance_levels[i]))) {
a23eefa2
RZ		 4570 /* If we have found even one performance level pair that is different the states are different. */
4571 *equal = false;
4572 return 0;
4573 }
4574 }
4575
4576 /* If all performance levels are the same try to use the UVD clocks to break the tie.*/
4577 *equal = ((psa->uvd_clks.vclk == psb->uvd_clks.vclk) && (psa->uvd_clks.dclk == psb->uvd_clks.dclk));
4578 *equal &= ((psa->vce_clks.evclk == psb->vce_clks.evclk) && (psa->vce_clks.ecclk == psb->vce_clks.ecclk));
4579 *equal &= (psa->sclk_threshold == psb->sclk_threshold);
4580
4581 return 0;
4582}
4583
2cc0c0b5 4584int polaris10_upload_mc_firmware(struct pp_hwmgr *hwmgr)
a23eefa2 4585{
2cc0c0b5 4586 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4587
4588 uint32_t vbios_version;
4589
4590 /* Read MC indirect register offset 0x9F bits [3:0] to see if VBIOS has already loaded a full version of MC ucode or not.*/
4591
4592 phm_get_mc_microcode_version(hwmgr);
4593 vbios_version = hwmgr->microcode_version_info.MC & 0xf;
4594 /* Full version of MC ucode has already been loaded. */
4595 if (vbios_version == 0) {
4596 data->need_long_memory_training = false;
4597 return 0;
4598 }
4599
4600 data->need_long_memory_training = true;
4601
4602/*
edf600da 4603 * PPMCME_FirmwareDescriptorEntry *pfd = NULL;
a23eefa2
RZ		 4604 pfd = &tonga_mcmeFirmware;
4605 if (0 == PHM_READ_FIELD(hwmgr->device, MC_SEQ_SUP_CNTL, RUN))
2cc0c0b5 4606 polaris10_load_mc_microcode(hwmgr, pfd->dpmThreshold,
a23eefa2
RZ		 4607 pfd->cfgArray, pfd->cfgSize, pfd->ioDebugArray,
4608 pfd->ioDebugSize, pfd->ucodeArray, pfd->ucodeSize);
4609*/
4610 return 0;
4611}
4612
4613/**
4614 * Read clock related registers.
4615 *
4616 * @param hwmgr the address of the powerplay hardware manager.
4617 * @return always 0
4618 */
2cc0c0b5 4619static int polaris10_read_clock_registers(struct pp_hwmgr *hwmgr)
a23eefa2 4620{
2cc0c0b5 4621 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4622
4623 data->clock_registers.vCG_SPLL_FUNC_CNTL = cgs_read_ind_register(hwmgr->device,
4624 CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL)
4625 & CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK;
4626
4627 data->clock_registers.vCG_SPLL_FUNC_CNTL_2 = cgs_read_ind_register(hwmgr->device,
4628 CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_2)
4629 & CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK;
4630
4631 data->clock_registers.vCG_SPLL_FUNC_CNTL_4 = cgs_read_ind_register(hwmgr->device,
4632 CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_4)
4633 & CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_MASK;
4634
4635 return 0;
4636}
4637
4638/**
4639 * Find out if memory is GDDR5.
4640 *
4641 * @param hwmgr the address of the powerplay hardware manager.
4642 * @return always 0
4643 */
2cc0c0b5 4644static int polaris10_get_memory_type(struct pp_hwmgr *hwmgr)
a23eefa2 4645{
2cc0c0b5 4646 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4647 uint32_t temp;
4648
4649 temp = cgs_read_register(hwmgr->device, mmMC_SEQ_MISC0);
4650
4651 data->is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE ==
4652 ((temp & MC_SEQ_MISC0_GDDR5_MASK) >>
4653 MC_SEQ_MISC0_GDDR5_SHIFT));
4654
4655 return 0;
4656}
4657
4658/**
4659 * Enables Dynamic Power Management by SMC
4660 *
4661 * @param hwmgr the address of the powerplay hardware manager.
4662 * @return always 0
4663 */
2cc0c0b5 4664static int polaris10_enable_acpi_power_management(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 4665{
4666 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
4667 GENERAL_PWRMGT, STATIC_PM_EN, 1);
4668
4669 return 0;
4670}
4671
4672/**
4673 * Initialize PowerGating States for different engines
4674 *
4675 * @param hwmgr the address of the powerplay hardware manager.
4676 * @return always 0
4677 */
2cc0c0b5 4678static int polaris10_init_power_gate_state(struct pp_hwmgr *hwmgr)
a23eefa2 4679{
2cc0c0b5 4680 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4681
4682 data->uvd_power_gated = false;
4683 data->vce_power_gated = false;
4684 data->samu_power_gated = false;
4685
4686 return 0;
4687}
4688
2cc0c0b5 4689static int polaris10_init_sclk_threshold(struct pp_hwmgr *hwmgr)
a23eefa2 4690{
2cc0c0b5 4691 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
a23eefa2
RZ		 4692 data->low_sclk_interrupt_threshold = 0;
4693
4694 return 0;
4695}
4696
2cc0c0b5 4697int polaris10_setup_asic_task(struct pp_hwmgr *hwmgr)
a23eefa2
RZ		 4698{
4699 int tmp_result, result = 0;
4700
2cc0c0b5 4701 polaris10_upload_mc_firmware(hwmgr);
a23eefa2 4702
2cc0c0b5 4703 tmp_result = polaris10_read_clock_registers(hwmgr);
a23eefa2
RZ		 4704 PP_ASSERT_WITH_CODE((0 == tmp_result),
4705 "Failed to read clock registers!", result = tmp_result);
4706
2cc0c0b5 4707 tmp_result = polaris10_get_memory_type(hwmgr);
a23eefa2
RZ		 4708 PP_ASSERT_WITH_CODE((0 == tmp_result),
4709 "Failed to get memory type!", result = tmp_result);
4710
2cc0c0b5 4711 tmp_result = polaris10_enable_acpi_power_management(hwmgr);
a23eefa2
RZ		 4712 PP_ASSERT_WITH_CODE((0 == tmp_result),
4713 "Failed to enable ACPI power management!", result = tmp_result);
4714
2cc0c0b5 4715 tmp_result = polaris10_init_power_gate_state(hwmgr);
a23eefa2
RZ		 4716 PP_ASSERT_WITH_CODE((0 == tmp_result),
4717 "Failed to init power gate state!", result = tmp_result);
4718
4719 tmp_result = phm_get_mc_microcode_version(hwmgr);
4720 PP_ASSERT_WITH_CODE((0 == tmp_result),
4721 "Failed to get MC microcode version!", result = tmp_result);
4722
2cc0c0b5 4723 tmp_result = polaris10_init_sclk_threshold(hwmgr);
a23eefa2
RZ		 4724 PP_ASSERT_WITH_CODE((0 == tmp_result),
4725 "Failed to init sclk threshold!", result = tmp_result);
4726
4727 return result;
4728}
4729
2cc0c0b5
FC		 4730static int polaris10_get_pp_table(struct pp_hwmgr *hwmgr, char **table)
4731{
4732 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4733
a72d5604 4734 if (!data->soft_pp_table) {
c688c641
MFW		 4735 data->soft_pp_table = kmemdup(hwmgr->soft_pp_table,
4736 hwmgr->soft_pp_table_size,
4737 GFP_KERNEL);
a72d5604
EH		 4738 if (!data->soft_pp_table)
4739 return -ENOMEM;
a72d5604 4740 }
2cc0c0b5 4741
a72d5604
EH		 4742 *table = (char *)&data->soft_pp_table;
4743
4744 return hwmgr->soft_pp_table_size;
2cc0c0b5
FC		 4745}
4746
4747static int polaris10_set_pp_table(struct pp_hwmgr *hwmgr, const char *buf, size_t size)
4748{
4749 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4750
a72d5604
EH		 4751 if (!data->soft_pp_table) {
4752 data->soft_pp_table = kzalloc(hwmgr->soft_pp_table_size, GFP_KERNEL);
4753 if (!data->soft_pp_table)
4754 return -ENOMEM;
4755 }
4756
4757 memcpy(data->soft_pp_table, buf, size);
4758
4759 hwmgr->soft_pp_table = data->soft_pp_table;
2cc0c0b5 4760
a72d5604 4761 /* TODO: re-init powerplay to implement modified pptable */
2cc0c0b5
FC		 4762
4763 return 0;
4764}
4765
4766static int polaris10_force_clock_level(struct pp_hwmgr *hwmgr,
5632708f 4767 enum pp_clock_type type, uint32_t mask)
2cc0c0b5
FC		 4768{
4769 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4770
4771 if (hwmgr->dpm_level != AMD_DPM_FORCED_LEVEL_MANUAL)
4772 return -EINVAL;
4773
4774 switch (type) {
4775 case PP_SCLK:
4776 if (!data->sclk_dpm_key_disabled)
4777 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4778 PPSMC_MSG_SCLKDPM_SetEnabledMask,
5632708f 4779 data->dpm_level_enable_mask.sclk_dpm_enable_mask & mask);
2cc0c0b5
FC		 4780 break;
4781 case PP_MCLK:
4782 if (!data->mclk_dpm_key_disabled)
4783 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4784 PPSMC_MSG_MCLKDPM_SetEnabledMask,
5632708f 4785 data->dpm_level_enable_mask.mclk_dpm_enable_mask & mask);
2cc0c0b5
FC		 4786 break;
4787 case PP_PCIE:
5632708f
EH		 4788 {
4789 uint32_t tmp = mask & data->dpm_level_enable_mask.pcie_dpm_enable_mask;
4790 uint32_t level = 0;
4791
4792 while (tmp >>= 1)
4793 level++;
4794
2cc0c0b5
FC		 4795 if (!data->pcie_dpm_key_disabled)
4796 smum_send_msg_to_smc_with_parameter(hwmgr->smumgr,
4797 PPSMC_MSG_PCIeDPM_ForceLevel,
5632708f 4798 level);
2cc0c0b5 4799 break;
5632708f 4800 }
2cc0c0b5
FC		 4801 default:
4802 break;
4803 }
4804
4805 return 0;
4806}
4807
4808static uint16_t polaris10_get_current_pcie_speed(struct pp_hwmgr *hwmgr)
4809{
4810 uint32_t speedCntl = 0;
4811
4812 /* mmPCIE_PORT_INDEX rename as mmPCIE_INDEX */
4813 speedCntl = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__PCIE,
4814 ixPCIE_LC_SPEED_CNTL);
4815 return((uint16_t)PHM_GET_FIELD(speedCntl,
4816 PCIE_LC_SPEED_CNTL, LC_CURRENT_DATA_RATE));
4817}
4818
4819static int polaris10_print_clock_levels(struct pp_hwmgr *hwmgr,
4820 enum pp_clock_type type, char *buf)
4821{
4822 struct polaris10_hwmgr *data = (struct polaris10_hwmgr *)(hwmgr->backend);
4823 struct polaris10_single_dpm_table *sclk_table = &(data->dpm_table.sclk_table);
4824 struct polaris10_single_dpm_table *mclk_table = &(data->dpm_table.mclk_table);
4825 struct polaris10_single_dpm_table *pcie_table = &(data->dpm_table.pcie_speed_table);
4826 int i, now, size = 0;
4827 uint32_t clock, pcie_speed;
4828
4829 switch (type) {
4830 case PP_SCLK:
4831 smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_API_GetSclkFrequency);
4832 clock = cgs_read_register(hwmgr->device, mmSMC_MSG_ARG_0);
4833
4834 for (i = 0; i < sclk_table->count; i++) {
4835 if (clock > sclk_table->dpm_levels[i].value)
4836 continue;
4837 break;
4838 }
4839 now = i;
4840
4841 for (i = 0; i < sclk_table->count; i++)
4842 size += sprintf(buf + size, "%d: %uMhz %s\n",
4843 i, sclk_table->dpm_levels[i].value / 100,
4844 (i == now) ? "*" : "");
4845 break;
4846 case PP_MCLK:
4847 smum_send_msg_to_smc(hwmgr->smumgr, PPSMC_MSG_API_GetMclkFrequency);
4848 clock = cgs_read_register(hwmgr->device, mmSMC_MSG_ARG_0);
4849
4850 for (i = 0; i < mclk_table->count; i++) {
4851 if (clock > mclk_table->dpm_levels[i].value)
4852 continue;
4853 break;
4854 }
4855 now = i;
4856
4857 for (i = 0; i < mclk_table->count; i++)
4858 size += sprintf(buf + size, "%d: %uMhz %s\n",
4859 i, mclk_table->dpm_levels[i].value / 100,
4860 (i == now) ? "*" : "");
4861 break;
4862 case PP_PCIE:
4863 pcie_speed = polaris10_get_current_pcie_speed(hwmgr);
4864 for (i = 0; i < pcie_table->count; i++) {
4865 if (pcie_speed != pcie_table->dpm_levels[i].value)
4866 continue;
4867 break;
4868 }
4869 now = i;
4870
4871 for (i = 0; i < pcie_table->count; i++)
4872 size += sprintf(buf + size, "%d: %s %s\n", i,
4873 (pcie_table->dpm_levels[i].value == 0) ? "2.5GB, x8" :
4874 (pcie_table->dpm_levels[i].value == 1) ? "5.0GB, x16" :
4875 (pcie_table->dpm_levels[i].value == 2) ? "8.0GB, x16" : "",
4876 (i == now) ? "*" : "");
4877 break;
4878 default:
4879 break;
4880 }
4881 return size;
4882}
4883
9e26bbb3
RZ		 4884static int polaris10_set_fan_control_mode(struct pp_hwmgr *hwmgr, uint32_t mode)
4885{
4886 if (mode) {
4887 /* stop auto-manage */
4888 if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,
4889 PHM_PlatformCaps_MicrocodeFanControl))
4890 polaris10_fan_ctrl_stop_smc_fan_control(hwmgr);
4891 polaris10_fan_ctrl_set_static_mode(hwmgr, mode);
4892 } else
4893 /* restart auto-manage */
4894 polaris10_fan_ctrl_reset_fan_speed_to_default(hwmgr);
4895
4896 return 0;
4897}
4898
4899static int polaris10_get_fan_control_mode(struct pp_hwmgr *hwmgr)
4900{
4901 if (hwmgr->fan_ctrl_is_in_default_mode)
4902 return hwmgr->fan_ctrl_default_mode;
4903 else
4904 return PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,
4905 CG_FDO_CTRL2, FDO_PWM_MODE);
4906}
4907
2cc0c0b5
FC		 4908static const struct pp_hwmgr_func polaris10_hwmgr_funcs = {
4909 .backend_init = &polaris10_hwmgr_backend_init,
4910 .backend_fini = &polaris10_hwmgr_backend_fini,
4911 .asic_setup = &polaris10_setup_asic_task,
4912 .dynamic_state_management_enable = &polaris10_enable_dpm_tasks,
4913 .apply_state_adjust_rules = polaris10_apply_state_adjust_rules,
4914 .force_dpm_level = &polaris10_force_dpm_level,
4915 .power_state_set = polaris10_set_power_state_tasks,
4916 .get_power_state_size = polaris10_get_power_state_size,
4917 .get_mclk = polaris10_dpm_get_mclk,
4918 .get_sclk = polaris10_dpm_get_sclk,
4919 .patch_boot_state = polaris10_dpm_patch_boot_state,
4920 .get_pp_table_entry = polaris10_get_pp_table_entry,
a23eefa2 4921 .get_num_of_pp_table_entries = tonga_get_number_of_powerplay_table_entries,
2cc0c0b5
FC		 4922 .print_current_perforce_level = polaris10_print_current_perforce_level,
4923 .powerdown_uvd = polaris10_phm_powerdown_uvd,
4924 .powergate_uvd = polaris10_phm_powergate_uvd,
4925 .powergate_vce = polaris10_phm_powergate_vce,
4926 .disable_clock_power_gating = polaris10_phm_disable_clock_power_gating,
4927 .update_clock_gatings = polaris10_phm_update_clock_gatings,
4928 .notify_smc_display_config_after_ps_adjustment = polaris10_notify_smc_display_config_after_ps_adjustment,
4929 .display_config_changed = polaris10_display_configuration_changed_task,
4930 .set_max_fan_pwm_output = polaris10_set_max_fan_pwm_output,
4931 .set_max_fan_rpm_output = polaris10_set_max_fan_rpm_output,
4932 .get_temperature = polaris10_thermal_get_temperature,
4933 .stop_thermal_controller = polaris10_thermal_stop_thermal_controller,
4934 .get_fan_speed_info = polaris10_fan_ctrl_get_fan_speed_info,
4935 .get_fan_speed_percent = polaris10_fan_ctrl_get_fan_speed_percent,
4936 .set_fan_speed_percent = polaris10_fan_ctrl_set_fan_speed_percent,
4937 .reset_fan_speed_to_default = polaris10_fan_ctrl_reset_fan_speed_to_default,
4938 .get_fan_speed_rpm = polaris10_fan_ctrl_get_fan_speed_rpm,
4939 .set_fan_speed_rpm = polaris10_fan_ctrl_set_fan_speed_rpm,
4940 .uninitialize_thermal_controller = polaris10_thermal_ctrl_uninitialize_thermal_controller,
4941 .register_internal_thermal_interrupt = polaris10_register_internal_thermal_interrupt,
4942 .check_smc_update_required_for_display_configuration = polaris10_check_smc_update_required_for_display_configuration,
4943 .check_states_equal = polaris10_check_states_equal,
9e26bbb3
RZ		 4944 .set_fan_control_mode = polaris10_set_fan_control_mode,
4945 .get_fan_control_mode = polaris10_get_fan_control_mode,
2cc0c0b5
FC		 4946 .get_pp_table = polaris10_get_pp_table,
4947 .set_pp_table = polaris10_set_pp_table,
4948 .force_clock_level = polaris10_force_clock_level,
4949 .print_clock_levels = polaris10_print_clock_levels,
4950 .enable_per_cu_power_gating = polaris10_phm_enable_per_cu_power_gating,
a23eefa2
RZ		 4951};
4952
2cc0c0b5 4953int polaris10_hwmgr_init(struct pp_hwmgr *hwmgr)
a23eefa2 4954{
2cc0c0b5 4955 struct polaris10_hwmgr *data;
a23eefa2 4956
2cc0c0b5 4957 data = kzalloc (sizeof(struct polaris10_hwmgr), GFP_KERNEL);
a23eefa2
RZ		 4958 if (data == NULL)
4959 return -ENOMEM;
4960
4961 hwmgr->backend = data;
2cc0c0b5 4962 hwmgr->hwmgr_func = &polaris10_hwmgr_funcs;
a23eefa2 4963 hwmgr->pptable_func = &tonga_pptable_funcs;
2cc0c0b5 4964 pp_polaris10_thermal_initialize(hwmgr);
a23eefa2
RZ		 4965
4966 return 0;
4967}
ubuntu-zesty-kernel mirror