]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
e5747e3a | 31 | #include <linux/acpi.h> |
760285e7 DH |
32 | #include <drm/drmP.h> |
33 | #include <drm/i915_drm.h> | |
1da177e4 | 34 | #include "i915_drv.h" |
990bbdad | 35 | #include "i915_trace.h" |
f49f0586 | 36 | #include "intel_drv.h" |
1da177e4 | 37 | |
704ab614 | 38 | #include <linux/apple-gmux.h> |
79e53945 | 39 | #include <linux/console.h> |
e0cd3608 | 40 | #include <linux/module.h> |
d6102977 | 41 | #include <linux/pm_runtime.h> |
704ab614 LW |
42 | #include <linux/vgaarb.h> |
43 | #include <linux/vga_switcheroo.h> | |
760285e7 | 44 | #include <drm/drm_crtc_helper.h> |
79e53945 | 45 | |
112b715e KH |
46 | static struct drm_driver driver; |
47 | ||
a57c774a AK |
48 | #define GEN_DEFAULT_PIPEOFFSETS \ |
49 | .pipe_offsets = { PIPE_A_OFFSET, PIPE_B_OFFSET, \ | |
50 | PIPE_C_OFFSET, PIPE_EDP_OFFSET }, \ | |
51 | .trans_offsets = { TRANSCODER_A_OFFSET, TRANSCODER_B_OFFSET, \ | |
52 | TRANSCODER_C_OFFSET, TRANSCODER_EDP_OFFSET }, \ | |
a57c774a AK |
53 | .palette_offsets = { PALETTE_A_OFFSET, PALETTE_B_OFFSET } |
54 | ||
84fd4f4e RB |
55 | #define GEN_CHV_PIPEOFFSETS \ |
56 | .pipe_offsets = { PIPE_A_OFFSET, PIPE_B_OFFSET, \ | |
57 | CHV_PIPE_C_OFFSET }, \ | |
58 | .trans_offsets = { TRANSCODER_A_OFFSET, TRANSCODER_B_OFFSET, \ | |
59 | CHV_TRANSCODER_C_OFFSET, }, \ | |
84fd4f4e RB |
60 | .palette_offsets = { PALETTE_A_OFFSET, PALETTE_B_OFFSET, \ |
61 | CHV_PALETTE_C_OFFSET } | |
a57c774a | 62 | |
5efb3e28 VS |
63 | #define CURSOR_OFFSETS \ |
64 | .cursor_offsets = { CURSOR_A_OFFSET, CURSOR_B_OFFSET, CHV_CURSOR_C_OFFSET } | |
65 | ||
66 | #define IVB_CURSOR_OFFSETS \ | |
67 | .cursor_offsets = { CURSOR_A_OFFSET, IVB_CURSOR_B_OFFSET, IVB_CURSOR_C_OFFSET } | |
68 | ||
82cf435b LL |
69 | #define BDW_COLORS \ |
70 | .color = { .degamma_lut_size = 512, .gamma_lut_size = 512 } | |
29dc3739 LL |
71 | #define CHV_COLORS \ |
72 | .color = { .degamma_lut_size = 65, .gamma_lut_size = 257 } | |
82cf435b | 73 | |
9a7e8492 | 74 | static const struct intel_device_info intel_i830_info = { |
7eb552ae | 75 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 76 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 77 | .ring_mask = RENDER_RING, |
a57c774a | 78 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 79 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
80 | }; |
81 | ||
9a7e8492 | 82 | static const struct intel_device_info intel_845g_info = { |
7eb552ae | 83 | .gen = 2, .num_pipes = 1, |
31578148 | 84 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 85 | .ring_mask = RENDER_RING, |
a57c774a | 86 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 87 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
88 | }; |
89 | ||
9a7e8492 | 90 | static const struct intel_device_info intel_i85x_info = { |
7eb552ae | 91 | .gen = 2, .is_i85x = 1, .is_mobile = 1, .num_pipes = 2, |
5ce8ba7c | 92 | .cursor_needs_physical = 1, |
31578148 | 93 | .has_overlay = 1, .overlay_needs_physical = 1, |
fd70d52a | 94 | .has_fbc = 1, |
73ae478c | 95 | .ring_mask = RENDER_RING, |
a57c774a | 96 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 97 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
98 | }; |
99 | ||
9a7e8492 | 100 | static const struct intel_device_info intel_i865g_info = { |
7eb552ae | 101 | .gen = 2, .num_pipes = 1, |
31578148 | 102 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 103 | .ring_mask = RENDER_RING, |
a57c774a | 104 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 105 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
106 | }; |
107 | ||
9a7e8492 | 108 | static const struct intel_device_info intel_i915g_info = { |
7eb552ae | 109 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 110 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 111 | .ring_mask = RENDER_RING, |
a57c774a | 112 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 113 | CURSOR_OFFSETS, |
cfdf1fa2 | 114 | }; |
9a7e8492 | 115 | static const struct intel_device_info intel_i915gm_info = { |
7eb552ae | 116 | .gen = 3, .is_mobile = 1, .num_pipes = 2, |
b295d1b6 | 117 | .cursor_needs_physical = 1, |
31578148 | 118 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 119 | .supports_tv = 1, |
fd70d52a | 120 | .has_fbc = 1, |
73ae478c | 121 | .ring_mask = RENDER_RING, |
a57c774a | 122 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 123 | CURSOR_OFFSETS, |
cfdf1fa2 | 124 | }; |
9a7e8492 | 125 | static const struct intel_device_info intel_i945g_info = { |
7eb552ae | 126 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 127 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 128 | .ring_mask = RENDER_RING, |
a57c774a | 129 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 130 | CURSOR_OFFSETS, |
cfdf1fa2 | 131 | }; |
9a7e8492 | 132 | static const struct intel_device_info intel_i945gm_info = { |
7eb552ae | 133 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, .num_pipes = 2, |
b295d1b6 | 134 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 135 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 136 | .supports_tv = 1, |
fd70d52a | 137 | .has_fbc = 1, |
73ae478c | 138 | .ring_mask = RENDER_RING, |
a57c774a | 139 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 140 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
141 | }; |
142 | ||
9a7e8492 | 143 | static const struct intel_device_info intel_i965g_info = { |
7eb552ae | 144 | .gen = 4, .is_broadwater = 1, .num_pipes = 2, |
c96c3a8c | 145 | .has_hotplug = 1, |
31578148 | 146 | .has_overlay = 1, |
73ae478c | 147 | .ring_mask = RENDER_RING, |
a57c774a | 148 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 149 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
150 | }; |
151 | ||
9a7e8492 | 152 | static const struct intel_device_info intel_i965gm_info = { |
7eb552ae | 153 | .gen = 4, .is_crestline = 1, .num_pipes = 2, |
e3c4e5dd | 154 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 155 | .has_overlay = 1, |
a6c45cf0 | 156 | .supports_tv = 1, |
73ae478c | 157 | .ring_mask = RENDER_RING, |
a57c774a | 158 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 159 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
160 | }; |
161 | ||
9a7e8492 | 162 | static const struct intel_device_info intel_g33_info = { |
7eb552ae | 163 | .gen = 3, .is_g33 = 1, .num_pipes = 2, |
c96c3a8c | 164 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 165 | .has_overlay = 1, |
73ae478c | 166 | .ring_mask = RENDER_RING, |
a57c774a | 167 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 168 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
169 | }; |
170 | ||
9a7e8492 | 171 | static const struct intel_device_info intel_g45_info = { |
7eb552ae | 172 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, .num_pipes = 2, |
c96c3a8c | 173 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
73ae478c | 174 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 175 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 176 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
177 | }; |
178 | ||
9a7e8492 | 179 | static const struct intel_device_info intel_gm45_info = { |
7eb552ae | 180 | .gen = 4, .is_g4x = 1, .num_pipes = 2, |
e3c4e5dd | 181 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 182 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 183 | .supports_tv = 1, |
73ae478c | 184 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 185 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 186 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
187 | }; |
188 | ||
9a7e8492 | 189 | static const struct intel_device_info intel_pineview_info = { |
7eb552ae | 190 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, .num_pipes = 2, |
c96c3a8c | 191 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 192 | .has_overlay = 1, |
a57c774a | 193 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 194 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
195 | }; |
196 | ||
9a7e8492 | 197 | static const struct intel_device_info intel_ironlake_d_info = { |
7eb552ae | 198 | .gen = 5, .num_pipes = 2, |
5a117db7 | 199 | .need_gfx_hws = 1, .has_hotplug = 1, |
73ae478c | 200 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 201 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 202 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
203 | }; |
204 | ||
9a7e8492 | 205 | static const struct intel_device_info intel_ironlake_m_info = { |
7eb552ae | 206 | .gen = 5, .is_mobile = 1, .num_pipes = 2, |
e3c4e5dd | 207 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 208 | .has_fbc = 1, |
73ae478c | 209 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 210 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 211 | CURSOR_OFFSETS, |
cfdf1fa2 KH |
212 | }; |
213 | ||
9a7e8492 | 214 | static const struct intel_device_info intel_sandybridge_d_info = { |
7eb552ae | 215 | .gen = 6, .num_pipes = 2, |
c96c3a8c | 216 | .need_gfx_hws = 1, .has_hotplug = 1, |
cbaef0f1 | 217 | .has_fbc = 1, |
73ae478c | 218 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, |
3d29b842 | 219 | .has_llc = 1, |
a57c774a | 220 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 221 | CURSOR_OFFSETS, |
f6e450a6 EA |
222 | }; |
223 | ||
9a7e8492 | 224 | static const struct intel_device_info intel_sandybridge_m_info = { |
7eb552ae | 225 | .gen = 6, .is_mobile = 1, .num_pipes = 2, |
c96c3a8c | 226 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 227 | .has_fbc = 1, |
73ae478c | 228 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, |
3d29b842 | 229 | .has_llc = 1, |
a57c774a | 230 | GEN_DEFAULT_PIPEOFFSETS, |
5efb3e28 | 231 | CURSOR_OFFSETS, |
a13e4093 EA |
232 | }; |
233 | ||
219f4fdb BW |
234 | #define GEN7_FEATURES \ |
235 | .gen = 7, .num_pipes = 3, \ | |
236 | .need_gfx_hws = 1, .has_hotplug = 1, \ | |
cbaef0f1 | 237 | .has_fbc = 1, \ |
73ae478c | 238 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, \ |
6a8beeff WB |
239 | .has_llc = 1, \ |
240 | GEN_DEFAULT_PIPEOFFSETS, \ | |
241 | IVB_CURSOR_OFFSETS | |
219f4fdb | 242 | |
c76b615c | 243 | static const struct intel_device_info intel_ivybridge_d_info = { |
219f4fdb BW |
244 | GEN7_FEATURES, |
245 | .is_ivybridge = 1, | |
c76b615c JB |
246 | }; |
247 | ||
248 | static const struct intel_device_info intel_ivybridge_m_info = { | |
219f4fdb BW |
249 | GEN7_FEATURES, |
250 | .is_ivybridge = 1, | |
251 | .is_mobile = 1, | |
c76b615c JB |
252 | }; |
253 | ||
999bcdea BW |
254 | static const struct intel_device_info intel_ivybridge_q_info = { |
255 | GEN7_FEATURES, | |
256 | .is_ivybridge = 1, | |
257 | .num_pipes = 0, /* legal, last one wins */ | |
258 | }; | |
259 | ||
6a8beeff WB |
260 | #define VLV_FEATURES \ |
261 | .gen = 7, .num_pipes = 2, \ | |
262 | .need_gfx_hws = 1, .has_hotplug = 1, \ | |
263 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, \ | |
264 | .display_mmio_offset = VLV_DISPLAY_BASE, \ | |
265 | GEN_DEFAULT_PIPEOFFSETS, \ | |
266 | CURSOR_OFFSETS | |
267 | ||
70a3eb7a | 268 | static const struct intel_device_info intel_valleyview_m_info = { |
6a8beeff | 269 | VLV_FEATURES, |
70a3eb7a | 270 | .is_valleyview = 1, |
6a8beeff | 271 | .is_mobile = 1, |
70a3eb7a JB |
272 | }; |
273 | ||
274 | static const struct intel_device_info intel_valleyview_d_info = { | |
6a8beeff | 275 | VLV_FEATURES, |
70a3eb7a JB |
276 | .is_valleyview = 1, |
277 | }; | |
278 | ||
6a8beeff WB |
279 | #define HSW_FEATURES \ |
280 | GEN7_FEATURES, \ | |
281 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, \ | |
282 | .has_ddi = 1, \ | |
283 | .has_fpga_dbg = 1 | |
284 | ||
4cae9ae0 | 285 | static const struct intel_device_info intel_haswell_d_info = { |
6a8beeff | 286 | HSW_FEATURES, |
219f4fdb | 287 | .is_haswell = 1, |
4cae9ae0 ED |
288 | }; |
289 | ||
290 | static const struct intel_device_info intel_haswell_m_info = { | |
6a8beeff | 291 | HSW_FEATURES, |
219f4fdb BW |
292 | .is_haswell = 1, |
293 | .is_mobile = 1, | |
c76b615c JB |
294 | }; |
295 | ||
82cf435b LL |
296 | #define BDW_FEATURES \ |
297 | HSW_FEATURES, \ | |
298 | BDW_COLORS | |
299 | ||
4d4dead6 | 300 | static const struct intel_device_info intel_broadwell_d_info = { |
82cf435b | 301 | BDW_FEATURES, |
6a8beeff | 302 | .gen = 8, |
ab0d24ac | 303 | .is_broadwell = 1, |
4d4dead6 BW |
304 | }; |
305 | ||
306 | static const struct intel_device_info intel_broadwell_m_info = { | |
82cf435b | 307 | BDW_FEATURES, |
6a8beeff | 308 | .gen = 8, .is_mobile = 1, |
ab0d24ac | 309 | .is_broadwell = 1, |
4d4dead6 BW |
310 | }; |
311 | ||
fd3c269f | 312 | static const struct intel_device_info intel_broadwell_gt3d_info = { |
82cf435b | 313 | BDW_FEATURES, |
6a8beeff | 314 | .gen = 8, |
ab0d24ac | 315 | .is_broadwell = 1, |
845f74a7 | 316 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING, |
fd3c269f ZY |
317 | }; |
318 | ||
319 | static const struct intel_device_info intel_broadwell_gt3m_info = { | |
82cf435b | 320 | BDW_FEATURES, |
6a8beeff | 321 | .gen = 8, .is_mobile = 1, |
ab0d24ac | 322 | .is_broadwell = 1, |
845f74a7 | 323 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING, |
fd3c269f ZY |
324 | }; |
325 | ||
7d87a7f7 | 326 | static const struct intel_device_info intel_cherryview_info = { |
07fddb14 | 327 | .gen = 8, .num_pipes = 3, |
7d87a7f7 VS |
328 | .need_gfx_hws = 1, .has_hotplug = 1, |
329 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, | |
666a4537 | 330 | .is_cherryview = 1, |
7d87a7f7 | 331 | .display_mmio_offset = VLV_DISPLAY_BASE, |
84fd4f4e | 332 | GEN_CHV_PIPEOFFSETS, |
5efb3e28 | 333 | CURSOR_OFFSETS, |
29dc3739 | 334 | CHV_COLORS, |
7d87a7f7 VS |
335 | }; |
336 | ||
72bbf0af | 337 | static const struct intel_device_info intel_skylake_info = { |
82cf435b | 338 | BDW_FEATURES, |
7201c0b3 | 339 | .is_skylake = 1, |
6a8beeff | 340 | .gen = 9, |
72bbf0af DL |
341 | }; |
342 | ||
719388e1 | 343 | static const struct intel_device_info intel_skylake_gt3_info = { |
82cf435b | 344 | BDW_FEATURES, |
719388e1 | 345 | .is_skylake = 1, |
6a8beeff | 346 | .gen = 9, |
719388e1 | 347 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING, |
719388e1 DL |
348 | }; |
349 | ||
1347f5b4 DL |
350 | static const struct intel_device_info intel_broxton_info = { |
351 | .is_preliminary = 1, | |
7526ac19 | 352 | .is_broxton = 1, |
1347f5b4 DL |
353 | .gen = 9, |
354 | .need_gfx_hws = 1, .has_hotplug = 1, | |
355 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, | |
356 | .num_pipes = 3, | |
357 | .has_ddi = 1, | |
6c908bf4 | 358 | .has_fpga_dbg = 1, |
ce89db2e | 359 | .has_fbc = 1, |
1347f5b4 DL |
360 | GEN_DEFAULT_PIPEOFFSETS, |
361 | IVB_CURSOR_OFFSETS, | |
82cf435b | 362 | BDW_COLORS, |
1347f5b4 DL |
363 | }; |
364 | ||
ef11bdb3 | 365 | static const struct intel_device_info intel_kabylake_info = { |
82cf435b | 366 | BDW_FEATURES, |
ef11bdb3 RV |
367 | .is_kabylake = 1, |
368 | .gen = 9, | |
ef11bdb3 RV |
369 | }; |
370 | ||
371 | static const struct intel_device_info intel_kabylake_gt3_info = { | |
82cf435b | 372 | BDW_FEATURES, |
ef11bdb3 RV |
373 | .is_kabylake = 1, |
374 | .gen = 9, | |
ef11bdb3 | 375 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING, |
ef11bdb3 RV |
376 | }; |
377 | ||
a0a18075 JB |
378 | /* |
379 | * Make sure any device matches here are from most specific to most | |
380 | * general. For example, since the Quanta match is based on the subsystem | |
381 | * and subvendor IDs, we need it to come before the more general IVB | |
382 | * PCI ID matches, otherwise we'll use the wrong info struct above. | |
383 | */ | |
3cb27f38 JN |
384 | static const struct pci_device_id pciidlist[] = { |
385 | INTEL_I830_IDS(&intel_i830_info), | |
386 | INTEL_I845G_IDS(&intel_845g_info), | |
387 | INTEL_I85X_IDS(&intel_i85x_info), | |
388 | INTEL_I865G_IDS(&intel_i865g_info), | |
389 | INTEL_I915G_IDS(&intel_i915g_info), | |
390 | INTEL_I915GM_IDS(&intel_i915gm_info), | |
391 | INTEL_I945G_IDS(&intel_i945g_info), | |
392 | INTEL_I945GM_IDS(&intel_i945gm_info), | |
393 | INTEL_I965G_IDS(&intel_i965g_info), | |
394 | INTEL_G33_IDS(&intel_g33_info), | |
395 | INTEL_I965GM_IDS(&intel_i965gm_info), | |
396 | INTEL_GM45_IDS(&intel_gm45_info), | |
397 | INTEL_G45_IDS(&intel_g45_info), | |
398 | INTEL_PINEVIEW_IDS(&intel_pineview_info), | |
399 | INTEL_IRONLAKE_D_IDS(&intel_ironlake_d_info), | |
400 | INTEL_IRONLAKE_M_IDS(&intel_ironlake_m_info), | |
401 | INTEL_SNB_D_IDS(&intel_sandybridge_d_info), | |
402 | INTEL_SNB_M_IDS(&intel_sandybridge_m_info), | |
403 | INTEL_IVB_Q_IDS(&intel_ivybridge_q_info), /* must be first IVB */ | |
404 | INTEL_IVB_M_IDS(&intel_ivybridge_m_info), | |
405 | INTEL_IVB_D_IDS(&intel_ivybridge_d_info), | |
406 | INTEL_HSW_D_IDS(&intel_haswell_d_info), | |
407 | INTEL_HSW_M_IDS(&intel_haswell_m_info), | |
408 | INTEL_VLV_M_IDS(&intel_valleyview_m_info), | |
409 | INTEL_VLV_D_IDS(&intel_valleyview_d_info), | |
410 | INTEL_BDW_GT12M_IDS(&intel_broadwell_m_info), | |
411 | INTEL_BDW_GT12D_IDS(&intel_broadwell_d_info), | |
412 | INTEL_BDW_GT3M_IDS(&intel_broadwell_gt3m_info), | |
413 | INTEL_BDW_GT3D_IDS(&intel_broadwell_gt3d_info), | |
414 | INTEL_CHV_IDS(&intel_cherryview_info), | |
415 | INTEL_SKL_GT1_IDS(&intel_skylake_info), | |
416 | INTEL_SKL_GT2_IDS(&intel_skylake_info), | |
417 | INTEL_SKL_GT3_IDS(&intel_skylake_gt3_info), | |
15620206 | 418 | INTEL_SKL_GT4_IDS(&intel_skylake_gt3_info), |
3cb27f38 | 419 | INTEL_BXT_IDS(&intel_broxton_info), |
d97044b6 D |
420 | INTEL_KBL_GT1_IDS(&intel_kabylake_info), |
421 | INTEL_KBL_GT2_IDS(&intel_kabylake_info), | |
422 | INTEL_KBL_GT3_IDS(&intel_kabylake_gt3_info), | |
8b10c0cf | 423 | INTEL_KBL_GT4_IDS(&intel_kabylake_gt3_info), |
49ae35f2 | 424 | {0, 0, 0} |
1da177e4 LT |
425 | }; |
426 | ||
79e53945 | 427 | MODULE_DEVICE_TABLE(pci, pciidlist); |
79e53945 | 428 | |
30c964a6 RB |
429 | static enum intel_pch intel_virt_detect_pch(struct drm_device *dev) |
430 | { | |
431 | enum intel_pch ret = PCH_NOP; | |
432 | ||
433 | /* | |
434 | * In a virtualized passthrough environment we can be in a | |
435 | * setup where the ISA bridge is not able to be passed through. | |
436 | * In this case, a south bridge can be emulated and we have to | |
437 | * make an educated guess as to which PCH is really there. | |
438 | */ | |
439 | ||
440 | if (IS_GEN5(dev)) { | |
441 | ret = PCH_IBX; | |
442 | DRM_DEBUG_KMS("Assuming Ibex Peak PCH\n"); | |
443 | } else if (IS_GEN6(dev) || IS_IVYBRIDGE(dev)) { | |
444 | ret = PCH_CPT; | |
445 | DRM_DEBUG_KMS("Assuming CouarPoint PCH\n"); | |
446 | } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { | |
447 | ret = PCH_LPT; | |
448 | DRM_DEBUG_KMS("Assuming LynxPoint PCH\n"); | |
ef11bdb3 | 449 | } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
30c964a6 RB |
450 | ret = PCH_SPT; |
451 | DRM_DEBUG_KMS("Assuming SunrisePoint PCH\n"); | |
452 | } | |
453 | ||
454 | return ret; | |
455 | } | |
456 | ||
0206e353 | 457 | void intel_detect_pch(struct drm_device *dev) |
3bad0781 ZW |
458 | { |
459 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bcdb72ac | 460 | struct pci_dev *pch = NULL; |
3bad0781 | 461 | |
ce1bb329 BW |
462 | /* In all current cases, num_pipes is equivalent to the PCH_NOP setting |
463 | * (which really amounts to a PCH but no South Display). | |
464 | */ | |
465 | if (INTEL_INFO(dev)->num_pipes == 0) { | |
466 | dev_priv->pch_type = PCH_NOP; | |
ce1bb329 BW |
467 | return; |
468 | } | |
469 | ||
3bad0781 ZW |
470 | /* |
471 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
472 | * make graphics device passthrough work easy for VMM, that only | |
473 | * need to expose ISA bridge to let driver know the real hardware | |
474 | * underneath. This is a requirement from virtualization team. | |
6a9c4b35 RG |
475 | * |
476 | * In some virtualized environments (e.g. XEN), there is irrelevant | |
477 | * ISA bridge in the system. To work reliably, we should scan trhough | |
478 | * all the ISA bridge devices and check for the first match, instead | |
479 | * of only checking the first one. | |
3bad0781 | 480 | */ |
bcdb72ac | 481 | while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) { |
3bad0781 | 482 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { |
bcdb72ac | 483 | unsigned short id = pch->device & INTEL_PCH_DEVICE_ID_MASK; |
17a303ec | 484 | dev_priv->pch_id = id; |
3bad0781 | 485 | |
90711d50 JB |
486 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
487 | dev_priv->pch_type = PCH_IBX; | |
488 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
7fcb83cd | 489 | WARN_ON(!IS_GEN5(dev)); |
90711d50 | 490 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
3bad0781 ZW |
491 | dev_priv->pch_type = PCH_CPT; |
492 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
7fcb83cd | 493 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
c792513b JB |
494 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
495 | /* PantherPoint is CPT compatible */ | |
496 | dev_priv->pch_type = PCH_CPT; | |
492ab669 | 497 | DRM_DEBUG_KMS("Found PantherPoint PCH\n"); |
7fcb83cd | 498 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
eb877ebf ED |
499 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
500 | dev_priv->pch_type = PCH_LPT; | |
501 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); | |
a35cc9d0 RV |
502 | WARN_ON(!IS_HASWELL(dev) && !IS_BROADWELL(dev)); |
503 | WARN_ON(IS_HSW_ULT(dev) || IS_BDW_ULT(dev)); | |
e76e0634 BW |
504 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
505 | dev_priv->pch_type = PCH_LPT; | |
506 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
a35cc9d0 RV |
507 | WARN_ON(!IS_HASWELL(dev) && !IS_BROADWELL(dev)); |
508 | WARN_ON(!IS_HSW_ULT(dev) && !IS_BDW_ULT(dev)); | |
e7e7ea20 S |
509 | } else if (id == INTEL_PCH_SPT_DEVICE_ID_TYPE) { |
510 | dev_priv->pch_type = PCH_SPT; | |
511 | DRM_DEBUG_KMS("Found SunrisePoint PCH\n"); | |
ef11bdb3 RV |
512 | WARN_ON(!IS_SKYLAKE(dev) && |
513 | !IS_KABYLAKE(dev)); | |
e7e7ea20 S |
514 | } else if (id == INTEL_PCH_SPT_LP_DEVICE_ID_TYPE) { |
515 | dev_priv->pch_type = PCH_SPT; | |
516 | DRM_DEBUG_KMS("Found SunrisePoint LP PCH\n"); | |
ef11bdb3 RV |
517 | WARN_ON(!IS_SKYLAKE(dev) && |
518 | !IS_KABYLAKE(dev)); | |
39bfcd52 | 519 | } else if ((id == INTEL_PCH_P2X_DEVICE_ID_TYPE) || |
1844a66b | 520 | (id == INTEL_PCH_P3X_DEVICE_ID_TYPE) || |
f2e30510 GH |
521 | ((id == INTEL_PCH_QEMU_DEVICE_ID_TYPE) && |
522 | pch->subsystem_vendor == 0x1af4 && | |
523 | pch->subsystem_device == 0x1100)) { | |
30c964a6 | 524 | dev_priv->pch_type = intel_virt_detect_pch(dev); |
bcdb72ac ID |
525 | } else |
526 | continue; | |
527 | ||
6a9c4b35 | 528 | break; |
3bad0781 | 529 | } |
3bad0781 | 530 | } |
6a9c4b35 | 531 | if (!pch) |
bcdb72ac ID |
532 | DRM_DEBUG_KMS("No PCH found.\n"); |
533 | ||
534 | pci_dev_put(pch); | |
3bad0781 ZW |
535 | } |
536 | ||
c033666a | 537 | bool i915_semaphore_is_enabled(struct drm_i915_private *dev_priv) |
2911a35b | 538 | { |
c033666a | 539 | if (INTEL_GEN(dev_priv) < 6) |
a08acaf2 | 540 | return false; |
2911a35b | 541 | |
d330a953 JN |
542 | if (i915.semaphores >= 0) |
543 | return i915.semaphores; | |
2911a35b | 544 | |
71386ef9 OM |
545 | /* TODO: make semaphores and Execlists play nicely together */ |
546 | if (i915.enable_execlists) | |
547 | return false; | |
548 | ||
59de3295 | 549 | #ifdef CONFIG_INTEL_IOMMU |
2911a35b | 550 | /* Enable semaphores on SNB when IO remapping is off */ |
c033666a | 551 | if (IS_GEN6(dev_priv) && intel_iommu_gfx_mapped) |
59de3295 DV |
552 | return false; |
553 | #endif | |
2911a35b | 554 | |
a08acaf2 | 555 | return true; |
2911a35b BW |
556 | } |
557 | ||
07f9cd0b ID |
558 | static void intel_suspend_encoders(struct drm_i915_private *dev_priv) |
559 | { | |
560 | struct drm_device *dev = dev_priv->dev; | |
19c8054c | 561 | struct intel_encoder *encoder; |
07f9cd0b ID |
562 | |
563 | drm_modeset_lock_all(dev); | |
19c8054c JN |
564 | for_each_intel_encoder(dev, encoder) |
565 | if (encoder->suspend) | |
566 | encoder->suspend(encoder); | |
07f9cd0b ID |
567 | drm_modeset_unlock_all(dev); |
568 | } | |
569 | ||
1a5df187 PZ |
570 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
571 | bool rpm_resume); | |
507e126e | 572 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv); |
f75a1985 | 573 | |
bc87229f ID |
574 | static bool suspend_to_idle(struct drm_i915_private *dev_priv) |
575 | { | |
576 | #if IS_ENABLED(CONFIG_ACPI_SLEEP) | |
577 | if (acpi_target_system_state() < ACPI_STATE_S3) | |
578 | return true; | |
579 | #endif | |
580 | return false; | |
581 | } | |
ebc32824 | 582 | |
5e365c39 | 583 | static int i915_drm_suspend(struct drm_device *dev) |
ba8bbcf6 | 584 | { |
61caf87c | 585 | struct drm_i915_private *dev_priv = dev->dev_private; |
e5747e3a | 586 | pci_power_t opregion_target_state; |
d5818938 | 587 | int error; |
61caf87c | 588 | |
b8efb17b ZR |
589 | /* ignore lid events during suspend */ |
590 | mutex_lock(&dev_priv->modeset_restore_lock); | |
591 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
592 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
593 | ||
1f814dac ID |
594 | disable_rpm_wakeref_asserts(dev_priv); |
595 | ||
c67a470b PZ |
596 | /* We do a lot of poking in a lot of registers, make sure they work |
597 | * properly. */ | |
da7e29bd | 598 | intel_display_set_init_power(dev_priv, true); |
cb10799c | 599 | |
5bcf719b DA |
600 | drm_kms_helper_poll_disable(dev); |
601 | ||
ba8bbcf6 | 602 | pci_save_state(dev->pdev); |
ba8bbcf6 | 603 | |
d5818938 DV |
604 | error = i915_gem_suspend(dev); |
605 | if (error) { | |
606 | dev_err(&dev->pdev->dev, | |
607 | "GEM idle failed, resume might fail\n"); | |
1f814dac | 608 | goto out; |
d5818938 | 609 | } |
db1b76ca | 610 | |
a1c41994 AD |
611 | intel_guc_suspend(dev); |
612 | ||
dc97997a | 613 | intel_suspend_gt_powersave(dev_priv); |
a261b246 | 614 | |
6b72d486 | 615 | intel_display_suspend(dev); |
2eb5252e | 616 | |
d5818938 | 617 | intel_dp_mst_suspend(dev); |
7d708ee4 | 618 | |
d5818938 DV |
619 | intel_runtime_pm_disable_interrupts(dev_priv); |
620 | intel_hpd_cancel_work(dev_priv); | |
09b64267 | 621 | |
d5818938 | 622 | intel_suspend_encoders(dev_priv); |
0e32b39c | 623 | |
d5818938 | 624 | intel_suspend_hw(dev); |
5669fcac | 625 | |
828c7908 BW |
626 | i915_gem_suspend_gtt_mappings(dev); |
627 | ||
9e06dd39 JB |
628 | i915_save_state(dev); |
629 | ||
bc87229f | 630 | opregion_target_state = suspend_to_idle(dev_priv) ? PCI_D1 : PCI_D3cold; |
e5747e3a JB |
631 | intel_opregion_notify_adapter(dev, opregion_target_state); |
632 | ||
dc97997a | 633 | intel_uncore_forcewake_reset(dev_priv, false); |
44834a67 | 634 | intel_opregion_fini(dev); |
8ee1c3db | 635 | |
82e3b8c1 | 636 | intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED, true); |
3fa016a0 | 637 | |
62d5d69b MK |
638 | dev_priv->suspend_count++; |
639 | ||
85e90679 KCA |
640 | intel_display_set_init_power(dev_priv, false); |
641 | ||
f74ed08d | 642 | intel_csr_ucode_suspend(dev_priv); |
f514c2d8 | 643 | |
1f814dac ID |
644 | out: |
645 | enable_rpm_wakeref_asserts(dev_priv); | |
646 | ||
647 | return error; | |
84b79f8d RW |
648 | } |
649 | ||
ab3be73f | 650 | static int i915_drm_suspend_late(struct drm_device *drm_dev, bool hibernation) |
c3c09c95 ID |
651 | { |
652 | struct drm_i915_private *dev_priv = drm_dev->dev_private; | |
bc87229f | 653 | bool fw_csr; |
c3c09c95 ID |
654 | int ret; |
655 | ||
1f814dac ID |
656 | disable_rpm_wakeref_asserts(dev_priv); |
657 | ||
a7c8125f ID |
658 | fw_csr = !IS_BROXTON(dev_priv) && |
659 | suspend_to_idle(dev_priv) && dev_priv->csr.dmc_payload; | |
bc87229f ID |
660 | /* |
661 | * In case of firmware assisted context save/restore don't manually | |
662 | * deinit the power domains. This also means the CSR/DMC firmware will | |
663 | * stay active, it will power down any HW resources as required and | |
664 | * also enable deeper system power states that would be blocked if the | |
665 | * firmware was inactive. | |
666 | */ | |
667 | if (!fw_csr) | |
668 | intel_power_domains_suspend(dev_priv); | |
73dfc227 | 669 | |
507e126e | 670 | ret = 0; |
b8aea3d1 | 671 | if (IS_BROXTON(dev_priv)) |
507e126e | 672 | bxt_enable_dc9(dev_priv); |
b8aea3d1 | 673 | else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
507e126e ID |
674 | hsw_enable_pc8(dev_priv); |
675 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
676 | ret = vlv_suspend_complete(dev_priv); | |
c3c09c95 ID |
677 | |
678 | if (ret) { | |
679 | DRM_ERROR("Suspend complete failed: %d\n", ret); | |
bc87229f ID |
680 | if (!fw_csr) |
681 | intel_power_domains_init_hw(dev_priv, true); | |
c3c09c95 | 682 | |
1f814dac | 683 | goto out; |
c3c09c95 ID |
684 | } |
685 | ||
686 | pci_disable_device(drm_dev->pdev); | |
ab3be73f | 687 | /* |
54875571 | 688 | * During hibernation on some platforms the BIOS may try to access |
ab3be73f ID |
689 | * the device even though it's already in D3 and hang the machine. So |
690 | * leave the device in D0 on those platforms and hope the BIOS will | |
54875571 ID |
691 | * power down the device properly. The issue was seen on multiple old |
692 | * GENs with different BIOS vendors, so having an explicit blacklist | |
693 | * is inpractical; apply the workaround on everything pre GEN6. The | |
694 | * platforms where the issue was seen: | |
695 | * Lenovo Thinkpad X301, X61s, X60, T60, X41 | |
696 | * Fujitsu FSC S7110 | |
697 | * Acer Aspire 1830T | |
ab3be73f | 698 | */ |
54875571 | 699 | if (!(hibernation && INTEL_INFO(dev_priv)->gen < 6)) |
ab3be73f | 700 | pci_set_power_state(drm_dev->pdev, PCI_D3hot); |
c3c09c95 | 701 | |
bc87229f ID |
702 | dev_priv->suspended_to_idle = suspend_to_idle(dev_priv); |
703 | ||
1f814dac ID |
704 | out: |
705 | enable_rpm_wakeref_asserts(dev_priv); | |
706 | ||
707 | return ret; | |
c3c09c95 ID |
708 | } |
709 | ||
1751fcf9 | 710 | int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
711 | { |
712 | int error; | |
713 | ||
714 | if (!dev || !dev->dev_private) { | |
715 | DRM_ERROR("dev: %p\n", dev); | |
716 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
717 | return -ENODEV; | |
718 | } | |
719 | ||
0b14cbd2 ID |
720 | if (WARN_ON_ONCE(state.event != PM_EVENT_SUSPEND && |
721 | state.event != PM_EVENT_FREEZE)) | |
722 | return -EINVAL; | |
5bcf719b DA |
723 | |
724 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
725 | return 0; | |
6eecba33 | 726 | |
5e365c39 | 727 | error = i915_drm_suspend(dev); |
84b79f8d RW |
728 | if (error) |
729 | return error; | |
730 | ||
ab3be73f | 731 | return i915_drm_suspend_late(dev, false); |
ba8bbcf6 JB |
732 | } |
733 | ||
5e365c39 | 734 | static int i915_drm_resume(struct drm_device *dev) |
76c4b250 ID |
735 | { |
736 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ac840ae5 | 737 | int ret; |
9d49c0ef | 738 | |
1f814dac ID |
739 | disable_rpm_wakeref_asserts(dev_priv); |
740 | ||
ac840ae5 VS |
741 | ret = i915_ggtt_enable_hw(dev); |
742 | if (ret) | |
743 | DRM_ERROR("failed to re-enable GGTT\n"); | |
744 | ||
f74ed08d ID |
745 | intel_csr_ucode_resume(dev_priv); |
746 | ||
d5818938 DV |
747 | mutex_lock(&dev->struct_mutex); |
748 | i915_gem_restore_gtt_mappings(dev); | |
749 | mutex_unlock(&dev->struct_mutex); | |
9d49c0ef | 750 | |
61caf87c | 751 | i915_restore_state(dev); |
44834a67 | 752 | intel_opregion_setup(dev); |
61caf87c | 753 | |
d5818938 DV |
754 | intel_init_pch_refclk(dev); |
755 | drm_mode_config_reset(dev); | |
1833b134 | 756 | |
364aece0 PA |
757 | /* |
758 | * Interrupts have to be enabled before any batches are run. If not the | |
759 | * GPU will hang. i915_gem_init_hw() will initiate batches to | |
760 | * update/restore the context. | |
761 | * | |
762 | * Modeset enabling in intel_modeset_init_hw() also needs working | |
763 | * interrupts. | |
764 | */ | |
765 | intel_runtime_pm_enable_interrupts(dev_priv); | |
766 | ||
d5818938 DV |
767 | mutex_lock(&dev->struct_mutex); |
768 | if (i915_gem_init_hw(dev)) { | |
769 | DRM_ERROR("failed to re-initialize GPU, declaring wedged!\n"); | |
805de8f4 | 770 | atomic_or(I915_WEDGED, &dev_priv->gpu_error.reset_counter); |
d5818938 DV |
771 | } |
772 | mutex_unlock(&dev->struct_mutex); | |
226485e9 | 773 | |
a1c41994 AD |
774 | intel_guc_resume(dev); |
775 | ||
d5818938 | 776 | intel_modeset_init_hw(dev); |
24576d23 | 777 | |
d5818938 DV |
778 | spin_lock_irq(&dev_priv->irq_lock); |
779 | if (dev_priv->display.hpd_irq_setup) | |
91d14251 | 780 | dev_priv->display.hpd_irq_setup(dev_priv); |
d5818938 | 781 | spin_unlock_irq(&dev_priv->irq_lock); |
0e32b39c | 782 | |
d5818938 | 783 | intel_dp_mst_resume(dev); |
e7d6f7d7 | 784 | |
a16b7658 L |
785 | intel_display_resume(dev); |
786 | ||
d5818938 DV |
787 | /* |
788 | * ... but also need to make sure that hotplug processing | |
789 | * doesn't cause havoc. Like in the driver load code we don't | |
790 | * bother with the tiny race here where we might loose hotplug | |
791 | * notifications. | |
792 | * */ | |
793 | intel_hpd_init(dev_priv); | |
794 | /* Config may have changed between suspend and resume */ | |
795 | drm_helper_hpd_irq_event(dev); | |
1daed3fb | 796 | |
44834a67 CW |
797 | intel_opregion_init(dev); |
798 | ||
82e3b8c1 | 799 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING, false); |
073f34d9 | 800 | |
b8efb17b ZR |
801 | mutex_lock(&dev_priv->modeset_restore_lock); |
802 | dev_priv->modeset_restore = MODESET_DONE; | |
803 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
8a187455 | 804 | |
e5747e3a JB |
805 | intel_opregion_notify_adapter(dev, PCI_D0); |
806 | ||
ee6f280e ID |
807 | drm_kms_helper_poll_enable(dev); |
808 | ||
1f814dac ID |
809 | enable_rpm_wakeref_asserts(dev_priv); |
810 | ||
074c6ada | 811 | return 0; |
84b79f8d RW |
812 | } |
813 | ||
5e365c39 | 814 | static int i915_drm_resume_early(struct drm_device *dev) |
84b79f8d | 815 | { |
36d61e67 | 816 | struct drm_i915_private *dev_priv = dev->dev_private; |
44410cd0 | 817 | int ret; |
36d61e67 | 818 | |
76c4b250 ID |
819 | /* |
820 | * We have a resume ordering issue with the snd-hda driver also | |
821 | * requiring our device to be power up. Due to the lack of a | |
822 | * parent/child relationship we currently solve this with an early | |
823 | * resume hook. | |
824 | * | |
825 | * FIXME: This should be solved with a special hdmi sink device or | |
826 | * similar so that power domains can be employed. | |
827 | */ | |
44410cd0 ID |
828 | |
829 | /* | |
830 | * Note that we need to set the power state explicitly, since we | |
831 | * powered off the device during freeze and the PCI core won't power | |
832 | * it back up for us during thaw. Powering off the device during | |
833 | * freeze is not a hard requirement though, and during the | |
834 | * suspend/resume phases the PCI core makes sure we get here with the | |
835 | * device powered on. So in case we change our freeze logic and keep | |
836 | * the device powered we can also remove the following set power state | |
837 | * call. | |
838 | */ | |
839 | ret = pci_set_power_state(dev->pdev, PCI_D0); | |
840 | if (ret) { | |
841 | DRM_ERROR("failed to set PCI D0 power state (%d)\n", ret); | |
842 | goto out; | |
843 | } | |
844 | ||
845 | /* | |
846 | * Note that pci_enable_device() first enables any parent bridge | |
847 | * device and only then sets the power state for this device. The | |
848 | * bridge enabling is a nop though, since bridge devices are resumed | |
849 | * first. The order of enabling power and enabling the device is | |
850 | * imposed by the PCI core as described above, so here we preserve the | |
851 | * same order for the freeze/thaw phases. | |
852 | * | |
853 | * TODO: eventually we should remove pci_disable_device() / | |
854 | * pci_enable_enable_device() from suspend/resume. Due to how they | |
855 | * depend on the device enable refcount we can't anyway depend on them | |
856 | * disabling/enabling the device. | |
857 | */ | |
bc87229f ID |
858 | if (pci_enable_device(dev->pdev)) { |
859 | ret = -EIO; | |
860 | goto out; | |
861 | } | |
84b79f8d RW |
862 | |
863 | pci_set_master(dev->pdev); | |
864 | ||
1f814dac ID |
865 | disable_rpm_wakeref_asserts(dev_priv); |
866 | ||
666a4537 | 867 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
1a5df187 | 868 | ret = vlv_resume_prepare(dev_priv, false); |
36d61e67 | 869 | if (ret) |
ff0b187f DL |
870 | DRM_ERROR("Resume prepare failed: %d, continuing anyway\n", |
871 | ret); | |
36d61e67 | 872 | |
dc97997a | 873 | intel_uncore_early_sanitize(dev_priv, true); |
efee833a | 874 | |
dc97997a | 875 | if (IS_BROXTON(dev_priv)) { |
da2f41d1 ID |
876 | if (!dev_priv->suspended_to_idle) |
877 | gen9_sanitize_dc_state(dev_priv); | |
507e126e | 878 | bxt_disable_dc9(dev_priv); |
da2f41d1 | 879 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
a9a6b73a | 880 | hsw_disable_pc8(dev_priv); |
da2f41d1 | 881 | } |
efee833a | 882 | |
dc97997a | 883 | intel_uncore_sanitize(dev_priv); |
bc87229f | 884 | |
a7c8125f ID |
885 | if (IS_BROXTON(dev_priv) || |
886 | !(dev_priv->suspended_to_idle && dev_priv->csr.dmc_payload)) | |
bc87229f ID |
887 | intel_power_domains_init_hw(dev_priv, true); |
888 | ||
6e35e8ab ID |
889 | enable_rpm_wakeref_asserts(dev_priv); |
890 | ||
bc87229f ID |
891 | out: |
892 | dev_priv->suspended_to_idle = false; | |
36d61e67 ID |
893 | |
894 | return ret; | |
76c4b250 ID |
895 | } |
896 | ||
1751fcf9 | 897 | int i915_resume_switcheroo(struct drm_device *dev) |
76c4b250 | 898 | { |
50a0072f | 899 | int ret; |
76c4b250 | 900 | |
097dd837 ID |
901 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
902 | return 0; | |
903 | ||
5e365c39 | 904 | ret = i915_drm_resume_early(dev); |
50a0072f ID |
905 | if (ret) |
906 | return ret; | |
907 | ||
5a17514e ID |
908 | return i915_drm_resume(dev); |
909 | } | |
910 | ||
11ed50ec | 911 | /** |
f3953dcb | 912 | * i915_reset - reset chip after a hang |
11ed50ec | 913 | * @dev: drm device to reset |
11ed50ec BG |
914 | * |
915 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
916 | * reset or otherwise an error code. | |
917 | * | |
918 | * Procedure is fairly simple: | |
919 | * - reset the chip using the reset reg | |
920 | * - re-init context state | |
921 | * - re-init hardware status page | |
922 | * - re-init ring buffer | |
923 | * - re-init interrupt state | |
924 | * - re-init display | |
925 | */ | |
c033666a | 926 | int i915_reset(struct drm_i915_private *dev_priv) |
11ed50ec | 927 | { |
c033666a | 928 | struct drm_device *dev = dev_priv->dev; |
d98c52cf CW |
929 | struct i915_gpu_error *error = &dev_priv->gpu_error; |
930 | unsigned reset_counter; | |
0573ed4a | 931 | int ret; |
11ed50ec | 932 | |
dc97997a | 933 | intel_reset_gt_powersave(dev_priv); |
dbea3cea | 934 | |
d54a02c0 | 935 | mutex_lock(&dev->struct_mutex); |
11ed50ec | 936 | |
d98c52cf CW |
937 | /* Clear any previous failed attempts at recovery. Time to try again. */ |
938 | atomic_andnot(I915_WEDGED, &error->reset_counter); | |
77f01230 | 939 | |
d98c52cf CW |
940 | /* Clear the reset-in-progress flag and increment the reset epoch. */ |
941 | reset_counter = atomic_inc_return(&error->reset_counter); | |
942 | if (WARN_ON(__i915_reset_in_progress(reset_counter))) { | |
943 | ret = -EIO; | |
944 | goto error; | |
945 | } | |
946 | ||
947 | i915_gem_reset(dev); | |
2e7c8ee7 | 948 | |
dc97997a | 949 | ret = intel_gpu_reset(dev_priv, ALL_ENGINES); |
be62acb4 MK |
950 | |
951 | /* Also reset the gpu hangman. */ | |
d98c52cf | 952 | if (error->stop_rings != 0) { |
be62acb4 | 953 | DRM_INFO("Simulated gpu hang, resetting stop_rings\n"); |
d98c52cf | 954 | error->stop_rings = 0; |
be62acb4 | 955 | if (ret == -ENODEV) { |
f2d91a2c DV |
956 | DRM_INFO("Reset not implemented, but ignoring " |
957 | "error for simulated gpu hangs\n"); | |
be62acb4 MK |
958 | ret = 0; |
959 | } | |
2e7c8ee7 | 960 | } |
be62acb4 | 961 | |
d8f2716a DV |
962 | if (i915_stop_ring_allow_warn(dev_priv)) |
963 | pr_notice("drm/i915: Resetting chip after gpu hang\n"); | |
964 | ||
0573ed4a | 965 | if (ret) { |
804e59a8 CW |
966 | if (ret != -ENODEV) |
967 | DRM_ERROR("Failed to reset chip: %i\n", ret); | |
968 | else | |
969 | DRM_DEBUG_DRIVER("GPU reset disabled\n"); | |
d98c52cf | 970 | goto error; |
11ed50ec BG |
971 | } |
972 | ||
1362b776 VS |
973 | intel_overlay_reset(dev_priv); |
974 | ||
11ed50ec BG |
975 | /* Ok, now get things going again... */ |
976 | ||
977 | /* | |
978 | * Everything depends on having the GTT running, so we need to start | |
979 | * there. Fortunately we don't need to do this unless we reset the | |
980 | * chip at a PCI level. | |
981 | * | |
982 | * Next we need to restore the context, but we don't use those | |
983 | * yet either... | |
984 | * | |
985 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
986 | * was running at the time of the reset (i.e. we weren't VT | |
987 | * switched away). | |
988 | */ | |
33d30a9c | 989 | ret = i915_gem_init_hw(dev); |
33d30a9c DV |
990 | if (ret) { |
991 | DRM_ERROR("Failed hw init on reset %d\n", ret); | |
d98c52cf | 992 | goto error; |
11ed50ec BG |
993 | } |
994 | ||
d98c52cf CW |
995 | mutex_unlock(&dev->struct_mutex); |
996 | ||
33d30a9c DV |
997 | /* |
998 | * rps/rc6 re-init is necessary to restore state lost after the | |
999 | * reset and the re-install of gt irqs. Skip for ironlake per | |
1000 | * previous concerns that it doesn't respond well to some forms | |
1001 | * of re-init after reset. | |
1002 | */ | |
1003 | if (INTEL_INFO(dev)->gen > 5) | |
dc97997a | 1004 | intel_enable_gt_powersave(dev_priv); |
33d30a9c | 1005 | |
11ed50ec | 1006 | return 0; |
d98c52cf CW |
1007 | |
1008 | error: | |
1009 | atomic_or(I915_WEDGED, &error->reset_counter); | |
1010 | mutex_unlock(&dev->struct_mutex); | |
1011 | return ret; | |
11ed50ec BG |
1012 | } |
1013 | ||
56550d94 | 1014 | static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) |
112b715e | 1015 | { |
01a06850 DV |
1016 | struct intel_device_info *intel_info = |
1017 | (struct intel_device_info *) ent->driver_data; | |
1018 | ||
d330a953 | 1019 | if (IS_PRELIMINARY_HW(intel_info) && !i915.preliminary_hw_support) { |
b833d685 BW |
1020 | DRM_INFO("This hardware requires preliminary hardware support.\n" |
1021 | "See CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT, and/or modparam preliminary_hw_support\n"); | |
1022 | return -ENODEV; | |
1023 | } | |
1024 | ||
5fe49d86 CW |
1025 | /* Only bind to function 0 of the device. Early generations |
1026 | * used function 1 as a placeholder for multi-head. This causes | |
1027 | * us confusion instead, especially on the systems where both | |
1028 | * functions have the same PCI-ID! | |
1029 | */ | |
1030 | if (PCI_FUNC(pdev->devfn)) | |
1031 | return -ENODEV; | |
1032 | ||
704ab614 LW |
1033 | /* |
1034 | * apple-gmux is needed on dual GPU MacBook Pro | |
1035 | * to probe the panel if we're the inactive GPU. | |
1036 | */ | |
1037 | if (IS_ENABLED(CONFIG_VGA_ARB) && IS_ENABLED(CONFIG_VGA_SWITCHEROO) && | |
1038 | apple_gmux_present() && pdev != vga_default_device() && | |
1039 | !vga_switcheroo_handler_flags()) | |
1040 | return -EPROBE_DEFER; | |
1041 | ||
dcdb1674 | 1042 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
1043 | } |
1044 | ||
1045 | static void | |
1046 | i915_pci_remove(struct pci_dev *pdev) | |
1047 | { | |
1048 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1049 | ||
1050 | drm_put_dev(dev); | |
1051 | } | |
1052 | ||
84b79f8d | 1053 | static int i915_pm_suspend(struct device *dev) |
112b715e | 1054 | { |
84b79f8d RW |
1055 | struct pci_dev *pdev = to_pci_dev(dev); |
1056 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
112b715e | 1057 | |
84b79f8d RW |
1058 | if (!drm_dev || !drm_dev->dev_private) { |
1059 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
1060 | return -ENODEV; | |
1061 | } | |
112b715e | 1062 | |
5bcf719b DA |
1063 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1064 | return 0; | |
1065 | ||
5e365c39 | 1066 | return i915_drm_suspend(drm_dev); |
76c4b250 ID |
1067 | } |
1068 | ||
1069 | static int i915_pm_suspend_late(struct device *dev) | |
1070 | { | |
888d0d42 | 1071 | struct drm_device *drm_dev = dev_to_i915(dev)->dev; |
76c4b250 ID |
1072 | |
1073 | /* | |
c965d995 | 1074 | * We have a suspend ordering issue with the snd-hda driver also |
76c4b250 ID |
1075 | * requiring our device to be power up. Due to the lack of a |
1076 | * parent/child relationship we currently solve this with an late | |
1077 | * suspend hook. | |
1078 | * | |
1079 | * FIXME: This should be solved with a special hdmi sink device or | |
1080 | * similar so that power domains can be employed. | |
1081 | */ | |
1082 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
1083 | return 0; | |
112b715e | 1084 | |
ab3be73f ID |
1085 | return i915_drm_suspend_late(drm_dev, false); |
1086 | } | |
1087 | ||
1088 | static int i915_pm_poweroff_late(struct device *dev) | |
1089 | { | |
1090 | struct drm_device *drm_dev = dev_to_i915(dev)->dev; | |
1091 | ||
1092 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
1093 | return 0; | |
1094 | ||
1095 | return i915_drm_suspend_late(drm_dev, true); | |
cbda12d7 ZW |
1096 | } |
1097 | ||
76c4b250 ID |
1098 | static int i915_pm_resume_early(struct device *dev) |
1099 | { | |
888d0d42 | 1100 | struct drm_device *drm_dev = dev_to_i915(dev)->dev; |
76c4b250 | 1101 | |
097dd837 ID |
1102 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1103 | return 0; | |
1104 | ||
5e365c39 | 1105 | return i915_drm_resume_early(drm_dev); |
76c4b250 ID |
1106 | } |
1107 | ||
84b79f8d | 1108 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 1109 | { |
888d0d42 | 1110 | struct drm_device *drm_dev = dev_to_i915(dev)->dev; |
84b79f8d | 1111 | |
097dd837 ID |
1112 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1113 | return 0; | |
1114 | ||
5a17514e | 1115 | return i915_drm_resume(drm_dev); |
cbda12d7 ZW |
1116 | } |
1117 | ||
1f19ac2a CW |
1118 | /* freeze: before creating the hibernation_image */ |
1119 | static int i915_pm_freeze(struct device *dev) | |
1120 | { | |
1121 | return i915_pm_suspend(dev); | |
1122 | } | |
1123 | ||
1124 | static int i915_pm_freeze_late(struct device *dev) | |
1125 | { | |
461fb99c CW |
1126 | int ret; |
1127 | ||
1128 | ret = i915_pm_suspend_late(dev); | |
1129 | if (ret) | |
1130 | return ret; | |
1131 | ||
1132 | ret = i915_gem_freeze_late(dev_to_i915(dev)); | |
1133 | if (ret) | |
1134 | return ret; | |
1135 | ||
1136 | return 0; | |
1f19ac2a CW |
1137 | } |
1138 | ||
1139 | /* thaw: called after creating the hibernation image, but before turning off. */ | |
1140 | static int i915_pm_thaw_early(struct device *dev) | |
1141 | { | |
1142 | return i915_pm_resume_early(dev); | |
1143 | } | |
1144 | ||
1145 | static int i915_pm_thaw(struct device *dev) | |
1146 | { | |
1147 | return i915_pm_resume(dev); | |
1148 | } | |
1149 | ||
1150 | /* restore: called after loading the hibernation image. */ | |
1151 | static int i915_pm_restore_early(struct device *dev) | |
1152 | { | |
1153 | return i915_pm_resume_early(dev); | |
1154 | } | |
1155 | ||
1156 | static int i915_pm_restore(struct device *dev) | |
1157 | { | |
1158 | return i915_pm_resume(dev); | |
1159 | } | |
1160 | ||
ddeea5b0 ID |
1161 | /* |
1162 | * Save all Gunit registers that may be lost after a D3 and a subsequent | |
1163 | * S0i[R123] transition. The list of registers needing a save/restore is | |
1164 | * defined in the VLV2_S0IXRegs document. This documents marks all Gunit | |
1165 | * registers in the following way: | |
1166 | * - Driver: saved/restored by the driver | |
1167 | * - Punit : saved/restored by the Punit firmware | |
1168 | * - No, w/o marking: no need to save/restore, since the register is R/O or | |
1169 | * used internally by the HW in a way that doesn't depend | |
1170 | * keeping the content across a suspend/resume. | |
1171 | * - Debug : used for debugging | |
1172 | * | |
1173 | * We save/restore all registers marked with 'Driver', with the following | |
1174 | * exceptions: | |
1175 | * - Registers out of use, including also registers marked with 'Debug'. | |
1176 | * These have no effect on the driver's operation, so we don't save/restore | |
1177 | * them to reduce the overhead. | |
1178 | * - Registers that are fully setup by an initialization function called from | |
1179 | * the resume path. For example many clock gating and RPS/RC6 registers. | |
1180 | * - Registers that provide the right functionality with their reset defaults. | |
1181 | * | |
1182 | * TODO: Except for registers that based on the above 3 criteria can be safely | |
1183 | * ignored, we save/restore all others, practically treating the HW context as | |
1184 | * a black-box for the driver. Further investigation is needed to reduce the | |
1185 | * saved/restored registers even further, by following the same 3 criteria. | |
1186 | */ | |
1187 | static void vlv_save_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
1188 | { | |
1189 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
1190 | int i; | |
1191 | ||
1192 | /* GAM 0x4000-0x4770 */ | |
1193 | s->wr_watermark = I915_READ(GEN7_WR_WATERMARK); | |
1194 | s->gfx_prio_ctrl = I915_READ(GEN7_GFX_PRIO_CTRL); | |
1195 | s->arb_mode = I915_READ(ARB_MODE); | |
1196 | s->gfx_pend_tlb0 = I915_READ(GEN7_GFX_PEND_TLB0); | |
1197 | s->gfx_pend_tlb1 = I915_READ(GEN7_GFX_PEND_TLB1); | |
1198 | ||
1199 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 1200 | s->lra_limits[i] = I915_READ(GEN7_LRA_LIMITS(i)); |
ddeea5b0 ID |
1201 | |
1202 | s->media_max_req_count = I915_READ(GEN7_MEDIA_MAX_REQ_COUNT); | |
b5f1c97f | 1203 | s->gfx_max_req_count = I915_READ(GEN7_GFX_MAX_REQ_COUNT); |
ddeea5b0 ID |
1204 | |
1205 | s->render_hwsp = I915_READ(RENDER_HWS_PGA_GEN7); | |
1206 | s->ecochk = I915_READ(GAM_ECOCHK); | |
1207 | s->bsd_hwsp = I915_READ(BSD_HWS_PGA_GEN7); | |
1208 | s->blt_hwsp = I915_READ(BLT_HWS_PGA_GEN7); | |
1209 | ||
1210 | s->tlb_rd_addr = I915_READ(GEN7_TLB_RD_ADDR); | |
1211 | ||
1212 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
1213 | s->g3dctl = I915_READ(VLV_G3DCTL); | |
1214 | s->gsckgctl = I915_READ(VLV_GSCKGCTL); | |
1215 | s->mbctl = I915_READ(GEN6_MBCTL); | |
1216 | ||
1217 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
1218 | s->ucgctl1 = I915_READ(GEN6_UCGCTL1); | |
1219 | s->ucgctl3 = I915_READ(GEN6_UCGCTL3); | |
1220 | s->rcgctl1 = I915_READ(GEN6_RCGCTL1); | |
1221 | s->rcgctl2 = I915_READ(GEN6_RCGCTL2); | |
1222 | s->rstctl = I915_READ(GEN6_RSTCTL); | |
1223 | s->misccpctl = I915_READ(GEN7_MISCCPCTL); | |
1224 | ||
1225 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
1226 | s->gfxpause = I915_READ(GEN6_GFXPAUSE); | |
1227 | s->rpdeuhwtc = I915_READ(GEN6_RPDEUHWTC); | |
1228 | s->rpdeuc = I915_READ(GEN6_RPDEUC); | |
1229 | s->ecobus = I915_READ(ECOBUS); | |
1230 | s->pwrdwnupctl = I915_READ(VLV_PWRDWNUPCTL); | |
1231 | s->rp_down_timeout = I915_READ(GEN6_RP_DOWN_TIMEOUT); | |
1232 | s->rp_deucsw = I915_READ(GEN6_RPDEUCSW); | |
1233 | s->rcubmabdtmr = I915_READ(GEN6_RCUBMABDTMR); | |
1234 | s->rcedata = I915_READ(VLV_RCEDATA); | |
1235 | s->spare2gh = I915_READ(VLV_SPAREG2H); | |
1236 | ||
1237 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
1238 | s->gt_imr = I915_READ(GTIMR); | |
1239 | s->gt_ier = I915_READ(GTIER); | |
1240 | s->pm_imr = I915_READ(GEN6_PMIMR); | |
1241 | s->pm_ier = I915_READ(GEN6_PMIER); | |
1242 | ||
1243 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 1244 | s->gt_scratch[i] = I915_READ(GEN7_GT_SCRATCH(i)); |
ddeea5b0 ID |
1245 | |
1246 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
1247 | s->tilectl = I915_READ(TILECTL); | |
1248 | s->gt_fifoctl = I915_READ(GTFIFOCTL); | |
1249 | s->gtlc_wake_ctrl = I915_READ(VLV_GTLC_WAKE_CTRL); | |
1250 | s->gtlc_survive = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
1251 | s->pmwgicz = I915_READ(VLV_PMWGICZ); | |
1252 | ||
1253 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
1254 | s->gu_ctl0 = I915_READ(VLV_GU_CTL0); | |
1255 | s->gu_ctl1 = I915_READ(VLV_GU_CTL1); | |
9c25210f | 1256 | s->pcbr = I915_READ(VLV_PCBR); |
ddeea5b0 ID |
1257 | s->clock_gate_dis2 = I915_READ(VLV_GUNIT_CLOCK_GATE2); |
1258 | ||
1259 | /* | |
1260 | * Not saving any of: | |
1261 | * DFT, 0x9800-0x9EC0 | |
1262 | * SARB, 0xB000-0xB1FC | |
1263 | * GAC, 0x5208-0x524C, 0x14000-0x14C000 | |
1264 | * PCI CFG | |
1265 | */ | |
1266 | } | |
1267 | ||
1268 | static void vlv_restore_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
1269 | { | |
1270 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
1271 | u32 val; | |
1272 | int i; | |
1273 | ||
1274 | /* GAM 0x4000-0x4770 */ | |
1275 | I915_WRITE(GEN7_WR_WATERMARK, s->wr_watermark); | |
1276 | I915_WRITE(GEN7_GFX_PRIO_CTRL, s->gfx_prio_ctrl); | |
1277 | I915_WRITE(ARB_MODE, s->arb_mode | (0xffff << 16)); | |
1278 | I915_WRITE(GEN7_GFX_PEND_TLB0, s->gfx_pend_tlb0); | |
1279 | I915_WRITE(GEN7_GFX_PEND_TLB1, s->gfx_pend_tlb1); | |
1280 | ||
1281 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 1282 | I915_WRITE(GEN7_LRA_LIMITS(i), s->lra_limits[i]); |
ddeea5b0 ID |
1283 | |
1284 | I915_WRITE(GEN7_MEDIA_MAX_REQ_COUNT, s->media_max_req_count); | |
b5f1c97f | 1285 | I915_WRITE(GEN7_GFX_MAX_REQ_COUNT, s->gfx_max_req_count); |
ddeea5b0 ID |
1286 | |
1287 | I915_WRITE(RENDER_HWS_PGA_GEN7, s->render_hwsp); | |
1288 | I915_WRITE(GAM_ECOCHK, s->ecochk); | |
1289 | I915_WRITE(BSD_HWS_PGA_GEN7, s->bsd_hwsp); | |
1290 | I915_WRITE(BLT_HWS_PGA_GEN7, s->blt_hwsp); | |
1291 | ||
1292 | I915_WRITE(GEN7_TLB_RD_ADDR, s->tlb_rd_addr); | |
1293 | ||
1294 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
1295 | I915_WRITE(VLV_G3DCTL, s->g3dctl); | |
1296 | I915_WRITE(VLV_GSCKGCTL, s->gsckgctl); | |
1297 | I915_WRITE(GEN6_MBCTL, s->mbctl); | |
1298 | ||
1299 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
1300 | I915_WRITE(GEN6_UCGCTL1, s->ucgctl1); | |
1301 | I915_WRITE(GEN6_UCGCTL3, s->ucgctl3); | |
1302 | I915_WRITE(GEN6_RCGCTL1, s->rcgctl1); | |
1303 | I915_WRITE(GEN6_RCGCTL2, s->rcgctl2); | |
1304 | I915_WRITE(GEN6_RSTCTL, s->rstctl); | |
1305 | I915_WRITE(GEN7_MISCCPCTL, s->misccpctl); | |
1306 | ||
1307 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
1308 | I915_WRITE(GEN6_GFXPAUSE, s->gfxpause); | |
1309 | I915_WRITE(GEN6_RPDEUHWTC, s->rpdeuhwtc); | |
1310 | I915_WRITE(GEN6_RPDEUC, s->rpdeuc); | |
1311 | I915_WRITE(ECOBUS, s->ecobus); | |
1312 | I915_WRITE(VLV_PWRDWNUPCTL, s->pwrdwnupctl); | |
1313 | I915_WRITE(GEN6_RP_DOWN_TIMEOUT,s->rp_down_timeout); | |
1314 | I915_WRITE(GEN6_RPDEUCSW, s->rp_deucsw); | |
1315 | I915_WRITE(GEN6_RCUBMABDTMR, s->rcubmabdtmr); | |
1316 | I915_WRITE(VLV_RCEDATA, s->rcedata); | |
1317 | I915_WRITE(VLV_SPAREG2H, s->spare2gh); | |
1318 | ||
1319 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
1320 | I915_WRITE(GTIMR, s->gt_imr); | |
1321 | I915_WRITE(GTIER, s->gt_ier); | |
1322 | I915_WRITE(GEN6_PMIMR, s->pm_imr); | |
1323 | I915_WRITE(GEN6_PMIER, s->pm_ier); | |
1324 | ||
1325 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 1326 | I915_WRITE(GEN7_GT_SCRATCH(i), s->gt_scratch[i]); |
ddeea5b0 ID |
1327 | |
1328 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
1329 | I915_WRITE(TILECTL, s->tilectl); | |
1330 | I915_WRITE(GTFIFOCTL, s->gt_fifoctl); | |
1331 | /* | |
1332 | * Preserve the GT allow wake and GFX force clock bit, they are not | |
1333 | * be restored, as they are used to control the s0ix suspend/resume | |
1334 | * sequence by the caller. | |
1335 | */ | |
1336 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
1337 | val &= VLV_GTLC_ALLOWWAKEREQ; | |
1338 | val |= s->gtlc_wake_ctrl & ~VLV_GTLC_ALLOWWAKEREQ; | |
1339 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
1340 | ||
1341 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
1342 | val &= VLV_GFX_CLK_FORCE_ON_BIT; | |
1343 | val |= s->gtlc_survive & ~VLV_GFX_CLK_FORCE_ON_BIT; | |
1344 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
1345 | ||
1346 | I915_WRITE(VLV_PMWGICZ, s->pmwgicz); | |
1347 | ||
1348 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
1349 | I915_WRITE(VLV_GU_CTL0, s->gu_ctl0); | |
1350 | I915_WRITE(VLV_GU_CTL1, s->gu_ctl1); | |
9c25210f | 1351 | I915_WRITE(VLV_PCBR, s->pcbr); |
ddeea5b0 ID |
1352 | I915_WRITE(VLV_GUNIT_CLOCK_GATE2, s->clock_gate_dis2); |
1353 | } | |
1354 | ||
650ad970 ID |
1355 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool force_on) |
1356 | { | |
1357 | u32 val; | |
1358 | int err; | |
1359 | ||
650ad970 | 1360 | #define COND (I915_READ(VLV_GTLC_SURVIVABILITY_REG) & VLV_GFX_CLK_STATUS_BIT) |
650ad970 ID |
1361 | |
1362 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
1363 | val &= ~VLV_GFX_CLK_FORCE_ON_BIT; | |
1364 | if (force_on) | |
1365 | val |= VLV_GFX_CLK_FORCE_ON_BIT; | |
1366 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
1367 | ||
1368 | if (!force_on) | |
1369 | return 0; | |
1370 | ||
8d4eee9c | 1371 | err = wait_for(COND, 20); |
650ad970 ID |
1372 | if (err) |
1373 | DRM_ERROR("timeout waiting for GFX clock force-on (%08x)\n", | |
1374 | I915_READ(VLV_GTLC_SURVIVABILITY_REG)); | |
1375 | ||
1376 | return err; | |
1377 | #undef COND | |
1378 | } | |
1379 | ||
ddeea5b0 ID |
1380 | static int vlv_allow_gt_wake(struct drm_i915_private *dev_priv, bool allow) |
1381 | { | |
1382 | u32 val; | |
1383 | int err = 0; | |
1384 | ||
1385 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
1386 | val &= ~VLV_GTLC_ALLOWWAKEREQ; | |
1387 | if (allow) | |
1388 | val |= VLV_GTLC_ALLOWWAKEREQ; | |
1389 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
1390 | POSTING_READ(VLV_GTLC_WAKE_CTRL); | |
1391 | ||
1392 | #define COND (!!(I915_READ(VLV_GTLC_PW_STATUS) & VLV_GTLC_ALLOWWAKEACK) == \ | |
1393 | allow) | |
1394 | err = wait_for(COND, 1); | |
1395 | if (err) | |
1396 | DRM_ERROR("timeout disabling GT waking\n"); | |
1397 | return err; | |
1398 | #undef COND | |
1399 | } | |
1400 | ||
1401 | static int vlv_wait_for_gt_wells(struct drm_i915_private *dev_priv, | |
1402 | bool wait_for_on) | |
1403 | { | |
1404 | u32 mask; | |
1405 | u32 val; | |
1406 | int err; | |
1407 | ||
1408 | mask = VLV_GTLC_PW_MEDIA_STATUS_MASK | VLV_GTLC_PW_RENDER_STATUS_MASK; | |
1409 | val = wait_for_on ? mask : 0; | |
1410 | #define COND ((I915_READ(VLV_GTLC_PW_STATUS) & mask) == val) | |
1411 | if (COND) | |
1412 | return 0; | |
1413 | ||
1414 | DRM_DEBUG_KMS("waiting for GT wells to go %s (%08x)\n", | |
87ad3212 JN |
1415 | onoff(wait_for_on), |
1416 | I915_READ(VLV_GTLC_PW_STATUS)); | |
ddeea5b0 ID |
1417 | |
1418 | /* | |
1419 | * RC6 transitioning can be delayed up to 2 msec (see | |
1420 | * valleyview_enable_rps), use 3 msec for safety. | |
1421 | */ | |
1422 | err = wait_for(COND, 3); | |
1423 | if (err) | |
1424 | DRM_ERROR("timeout waiting for GT wells to go %s\n", | |
87ad3212 | 1425 | onoff(wait_for_on)); |
ddeea5b0 ID |
1426 | |
1427 | return err; | |
1428 | #undef COND | |
1429 | } | |
1430 | ||
1431 | static void vlv_check_no_gt_access(struct drm_i915_private *dev_priv) | |
1432 | { | |
1433 | if (!(I915_READ(VLV_GTLC_PW_STATUS) & VLV_GTLC_ALLOWWAKEERR)) | |
1434 | return; | |
1435 | ||
6fa283b0 | 1436 | DRM_DEBUG_DRIVER("GT register access while GT waking disabled\n"); |
ddeea5b0 ID |
1437 | I915_WRITE(VLV_GTLC_PW_STATUS, VLV_GTLC_ALLOWWAKEERR); |
1438 | } | |
1439 | ||
ebc32824 | 1440 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv) |
ddeea5b0 ID |
1441 | { |
1442 | u32 mask; | |
1443 | int err; | |
1444 | ||
1445 | /* | |
1446 | * Bspec defines the following GT well on flags as debug only, so | |
1447 | * don't treat them as hard failures. | |
1448 | */ | |
1449 | (void)vlv_wait_for_gt_wells(dev_priv, false); | |
1450 | ||
1451 | mask = VLV_GTLC_RENDER_CTX_EXISTS | VLV_GTLC_MEDIA_CTX_EXISTS; | |
1452 | WARN_ON((I915_READ(VLV_GTLC_WAKE_CTRL) & mask) != mask); | |
1453 | ||
1454 | vlv_check_no_gt_access(dev_priv); | |
1455 | ||
1456 | err = vlv_force_gfx_clock(dev_priv, true); | |
1457 | if (err) | |
1458 | goto err1; | |
1459 | ||
1460 | err = vlv_allow_gt_wake(dev_priv, false); | |
1461 | if (err) | |
1462 | goto err2; | |
98711167 | 1463 | |
2d1fe073 | 1464 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 1465 | vlv_save_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
1466 | |
1467 | err = vlv_force_gfx_clock(dev_priv, false); | |
1468 | if (err) | |
1469 | goto err2; | |
1470 | ||
1471 | return 0; | |
1472 | ||
1473 | err2: | |
1474 | /* For safety always re-enable waking and disable gfx clock forcing */ | |
1475 | vlv_allow_gt_wake(dev_priv, true); | |
1476 | err1: | |
1477 | vlv_force_gfx_clock(dev_priv, false); | |
1478 | ||
1479 | return err; | |
1480 | } | |
1481 | ||
016970be SK |
1482 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
1483 | bool rpm_resume) | |
ddeea5b0 ID |
1484 | { |
1485 | struct drm_device *dev = dev_priv->dev; | |
1486 | int err; | |
1487 | int ret; | |
1488 | ||
1489 | /* | |
1490 | * If any of the steps fail just try to continue, that's the best we | |
1491 | * can do at this point. Return the first error code (which will also | |
1492 | * leave RPM permanently disabled). | |
1493 | */ | |
1494 | ret = vlv_force_gfx_clock(dev_priv, true); | |
1495 | ||
2d1fe073 | 1496 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 1497 | vlv_restore_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
1498 | |
1499 | err = vlv_allow_gt_wake(dev_priv, true); | |
1500 | if (!ret) | |
1501 | ret = err; | |
1502 | ||
1503 | err = vlv_force_gfx_clock(dev_priv, false); | |
1504 | if (!ret) | |
1505 | ret = err; | |
1506 | ||
1507 | vlv_check_no_gt_access(dev_priv); | |
1508 | ||
016970be SK |
1509 | if (rpm_resume) { |
1510 | intel_init_clock_gating(dev); | |
1511 | i915_gem_restore_fences(dev); | |
1512 | } | |
ddeea5b0 ID |
1513 | |
1514 | return ret; | |
1515 | } | |
1516 | ||
97bea207 | 1517 | static int intel_runtime_suspend(struct device *device) |
8a187455 PZ |
1518 | { |
1519 | struct pci_dev *pdev = to_pci_dev(device); | |
1520 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1521 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0ab9cfeb | 1522 | int ret; |
8a187455 | 1523 | |
dc97997a | 1524 | if (WARN_ON_ONCE(!(dev_priv->rps.enabled && intel_enable_rc6()))) |
c6df39b5 ID |
1525 | return -ENODEV; |
1526 | ||
604effb7 ID |
1527 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev))) |
1528 | return -ENODEV; | |
1529 | ||
8a187455 PZ |
1530 | DRM_DEBUG_KMS("Suspending device\n"); |
1531 | ||
d6102977 ID |
1532 | /* |
1533 | * We could deadlock here in case another thread holding struct_mutex | |
1534 | * calls RPM suspend concurrently, since the RPM suspend will wait | |
1535 | * first for this RPM suspend to finish. In this case the concurrent | |
1536 | * RPM resume will be followed by its RPM suspend counterpart. Still | |
1537 | * for consistency return -EAGAIN, which will reschedule this suspend. | |
1538 | */ | |
1539 | if (!mutex_trylock(&dev->struct_mutex)) { | |
1540 | DRM_DEBUG_KMS("device lock contention, deffering suspend\n"); | |
1541 | /* | |
1542 | * Bump the expiration timestamp, otherwise the suspend won't | |
1543 | * be rescheduled. | |
1544 | */ | |
1545 | pm_runtime_mark_last_busy(device); | |
1546 | ||
1547 | return -EAGAIN; | |
1548 | } | |
1f814dac ID |
1549 | |
1550 | disable_rpm_wakeref_asserts(dev_priv); | |
1551 | ||
d6102977 ID |
1552 | /* |
1553 | * We are safe here against re-faults, since the fault handler takes | |
1554 | * an RPM reference. | |
1555 | */ | |
1556 | i915_gem_release_all_mmaps(dev_priv); | |
1557 | mutex_unlock(&dev->struct_mutex); | |
1558 | ||
825f2728 JL |
1559 | cancel_delayed_work_sync(&dev_priv->gpu_error.hangcheck_work); |
1560 | ||
a1c41994 AD |
1561 | intel_guc_suspend(dev); |
1562 | ||
dc97997a | 1563 | intel_suspend_gt_powersave(dev_priv); |
2eb5252e | 1564 | intel_runtime_pm_disable_interrupts(dev_priv); |
b5478bcd | 1565 | |
507e126e ID |
1566 | ret = 0; |
1567 | if (IS_BROXTON(dev_priv)) { | |
1568 | bxt_display_core_uninit(dev_priv); | |
1569 | bxt_enable_dc9(dev_priv); | |
1570 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { | |
1571 | hsw_enable_pc8(dev_priv); | |
1572 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
1573 | ret = vlv_suspend_complete(dev_priv); | |
1574 | } | |
1575 | ||
0ab9cfeb ID |
1576 | if (ret) { |
1577 | DRM_ERROR("Runtime suspend failed, disabling it (%d)\n", ret); | |
b963291c | 1578 | intel_runtime_pm_enable_interrupts(dev_priv); |
0ab9cfeb | 1579 | |
1f814dac ID |
1580 | enable_rpm_wakeref_asserts(dev_priv); |
1581 | ||
0ab9cfeb ID |
1582 | return ret; |
1583 | } | |
a8a8bd54 | 1584 | |
dc97997a | 1585 | intel_uncore_forcewake_reset(dev_priv, false); |
1f814dac ID |
1586 | |
1587 | enable_rpm_wakeref_asserts(dev_priv); | |
1588 | WARN_ON_ONCE(atomic_read(&dev_priv->pm.wakeref_count)); | |
55ec45c2 | 1589 | |
bc3b9346 | 1590 | if (intel_uncore_arm_unclaimed_mmio_detection(dev_priv)) |
55ec45c2 MK |
1591 | DRM_ERROR("Unclaimed access detected prior to suspending\n"); |
1592 | ||
8a187455 | 1593 | dev_priv->pm.suspended = true; |
1fb2362b KCA |
1594 | |
1595 | /* | |
c8a0bd42 PZ |
1596 | * FIXME: We really should find a document that references the arguments |
1597 | * used below! | |
1fb2362b | 1598 | */ |
d37ae19a PZ |
1599 | if (IS_BROADWELL(dev)) { |
1600 | /* | |
1601 | * On Broadwell, if we use PCI_D1 the PCH DDI ports will stop | |
1602 | * being detected, and the call we do at intel_runtime_resume() | |
1603 | * won't be able to restore them. Since PCI_D3hot matches the | |
1604 | * actual specification and appears to be working, use it. | |
1605 | */ | |
1606 | intel_opregion_notify_adapter(dev, PCI_D3hot); | |
1607 | } else { | |
c8a0bd42 PZ |
1608 | /* |
1609 | * current versions of firmware which depend on this opregion | |
1610 | * notification have repurposed the D1 definition to mean | |
1611 | * "runtime suspended" vs. what you would normally expect (D3) | |
1612 | * to distinguish it from notifications that might be sent via | |
1613 | * the suspend path. | |
1614 | */ | |
1615 | intel_opregion_notify_adapter(dev, PCI_D1); | |
c8a0bd42 | 1616 | } |
8a187455 | 1617 | |
59bad947 | 1618 | assert_forcewakes_inactive(dev_priv); |
dc9fb09c | 1619 | |
a8a8bd54 | 1620 | DRM_DEBUG_KMS("Device suspended\n"); |
8a187455 PZ |
1621 | return 0; |
1622 | } | |
1623 | ||
97bea207 | 1624 | static int intel_runtime_resume(struct device *device) |
8a187455 PZ |
1625 | { |
1626 | struct pci_dev *pdev = to_pci_dev(device); | |
1627 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1628 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1a5df187 | 1629 | int ret = 0; |
8a187455 | 1630 | |
604effb7 ID |
1631 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev))) |
1632 | return -ENODEV; | |
8a187455 PZ |
1633 | |
1634 | DRM_DEBUG_KMS("Resuming device\n"); | |
1635 | ||
1f814dac ID |
1636 | WARN_ON_ONCE(atomic_read(&dev_priv->pm.wakeref_count)); |
1637 | disable_rpm_wakeref_asserts(dev_priv); | |
1638 | ||
cd2e9e90 | 1639 | intel_opregion_notify_adapter(dev, PCI_D0); |
8a187455 | 1640 | dev_priv->pm.suspended = false; |
55ec45c2 MK |
1641 | if (intel_uncore_unclaimed_mmio(dev_priv)) |
1642 | DRM_DEBUG_DRIVER("Unclaimed access during suspend, bios?\n"); | |
8a187455 | 1643 | |
a1c41994 AD |
1644 | intel_guc_resume(dev); |
1645 | ||
1a5df187 PZ |
1646 | if (IS_GEN6(dev_priv)) |
1647 | intel_init_pch_refclk(dev); | |
31335cec | 1648 | |
507e126e ID |
1649 | if (IS_BROXTON(dev)) { |
1650 | bxt_disable_dc9(dev_priv); | |
1651 | bxt_display_core_init(dev_priv, true); | |
f62c79b3 ID |
1652 | if (dev_priv->csr.dmc_payload && |
1653 | (dev_priv->csr.allowed_dc_mask & DC_STATE_EN_UPTO_DC5)) | |
1654 | gen9_enable_dc5(dev_priv); | |
507e126e | 1655 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
1a5df187 | 1656 | hsw_disable_pc8(dev_priv); |
507e126e | 1657 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
1a5df187 | 1658 | ret = vlv_resume_prepare(dev_priv, true); |
507e126e | 1659 | } |
1a5df187 | 1660 | |
0ab9cfeb ID |
1661 | /* |
1662 | * No point of rolling back things in case of an error, as the best | |
1663 | * we can do is to hope that things will still work (and disable RPM). | |
1664 | */ | |
92b806d3 | 1665 | i915_gem_init_swizzling(dev); |
dc97997a | 1666 | gen6_update_ring_freq(dev_priv); |
92b806d3 | 1667 | |
b963291c | 1668 | intel_runtime_pm_enable_interrupts(dev_priv); |
08d8a232 VS |
1669 | |
1670 | /* | |
1671 | * On VLV/CHV display interrupts are part of the display | |
1672 | * power well, so hpd is reinitialized from there. For | |
1673 | * everyone else do it here. | |
1674 | */ | |
666a4537 | 1675 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
08d8a232 VS |
1676 | intel_hpd_init(dev_priv); |
1677 | ||
dc97997a | 1678 | intel_enable_gt_powersave(dev_priv); |
b5478bcd | 1679 | |
1f814dac ID |
1680 | enable_rpm_wakeref_asserts(dev_priv); |
1681 | ||
0ab9cfeb ID |
1682 | if (ret) |
1683 | DRM_ERROR("Runtime resume failed, disabling it (%d)\n", ret); | |
1684 | else | |
1685 | DRM_DEBUG_KMS("Device resumed\n"); | |
1686 | ||
1687 | return ret; | |
8a187455 PZ |
1688 | } |
1689 | ||
b4b78d12 | 1690 | static const struct dev_pm_ops i915_pm_ops = { |
5545dbbf ID |
1691 | /* |
1692 | * S0ix (via system suspend) and S3 event handlers [PMSG_SUSPEND, | |
1693 | * PMSG_RESUME] | |
1694 | */ | |
0206e353 | 1695 | .suspend = i915_pm_suspend, |
76c4b250 ID |
1696 | .suspend_late = i915_pm_suspend_late, |
1697 | .resume_early = i915_pm_resume_early, | |
0206e353 | 1698 | .resume = i915_pm_resume, |
5545dbbf ID |
1699 | |
1700 | /* | |
1701 | * S4 event handlers | |
1702 | * @freeze, @freeze_late : called (1) before creating the | |
1703 | * hibernation image [PMSG_FREEZE] and | |
1704 | * (2) after rebooting, before restoring | |
1705 | * the image [PMSG_QUIESCE] | |
1706 | * @thaw, @thaw_early : called (1) after creating the hibernation | |
1707 | * image, before writing it [PMSG_THAW] | |
1708 | * and (2) after failing to create or | |
1709 | * restore the image [PMSG_RECOVER] | |
1710 | * @poweroff, @poweroff_late: called after writing the hibernation | |
1711 | * image, before rebooting [PMSG_HIBERNATE] | |
1712 | * @restore, @restore_early : called after rebooting and restoring the | |
1713 | * hibernation image [PMSG_RESTORE] | |
1714 | */ | |
1f19ac2a CW |
1715 | .freeze = i915_pm_freeze, |
1716 | .freeze_late = i915_pm_freeze_late, | |
1717 | .thaw_early = i915_pm_thaw_early, | |
1718 | .thaw = i915_pm_thaw, | |
36d61e67 | 1719 | .poweroff = i915_pm_suspend, |
ab3be73f | 1720 | .poweroff_late = i915_pm_poweroff_late, |
1f19ac2a CW |
1721 | .restore_early = i915_pm_restore_early, |
1722 | .restore = i915_pm_restore, | |
5545dbbf ID |
1723 | |
1724 | /* S0ix (via runtime suspend) event handlers */ | |
97bea207 PZ |
1725 | .runtime_suspend = intel_runtime_suspend, |
1726 | .runtime_resume = intel_runtime_resume, | |
cbda12d7 ZW |
1727 | }; |
1728 | ||
78b68556 | 1729 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 1730 | .fault = i915_gem_fault, |
ab00b3e5 JB |
1731 | .open = drm_gem_vm_open, |
1732 | .close = drm_gem_vm_close, | |
de151cf6 JB |
1733 | }; |
1734 | ||
e08e96de AV |
1735 | static const struct file_operations i915_driver_fops = { |
1736 | .owner = THIS_MODULE, | |
1737 | .open = drm_open, | |
1738 | .release = drm_release, | |
1739 | .unlocked_ioctl = drm_ioctl, | |
1740 | .mmap = drm_gem_mmap, | |
1741 | .poll = drm_poll, | |
e08e96de AV |
1742 | .read = drm_read, |
1743 | #ifdef CONFIG_COMPAT | |
1744 | .compat_ioctl = i915_compat_ioctl, | |
1745 | #endif | |
1746 | .llseek = noop_llseek, | |
1747 | }; | |
1748 | ||
1da177e4 | 1749 | static struct drm_driver driver = { |
0c54781b MW |
1750 | /* Don't use MTRRs here; the Xserver or userspace app should |
1751 | * deal with them for Intel hardware. | |
792d2b9a | 1752 | */ |
673a394b | 1753 | .driver_features = |
10ba5012 | 1754 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME | |
1751fcf9 | 1755 | DRIVER_RENDER | DRIVER_MODESET, |
22eae947 | 1756 | .load = i915_driver_load, |
ba8bbcf6 | 1757 | .unload = i915_driver_unload, |
673a394b | 1758 | .open = i915_driver_open, |
22eae947 DA |
1759 | .lastclose = i915_driver_lastclose, |
1760 | .preclose = i915_driver_preclose, | |
673a394b | 1761 | .postclose = i915_driver_postclose, |
915b4d11 | 1762 | .set_busid = drm_pci_set_busid, |
d8e29209 | 1763 | |
955b12de | 1764 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
1765 | .debugfs_init = i915_debugfs_init, |
1766 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 1767 | #endif |
673a394b | 1768 | .gem_free_object = i915_gem_free_object, |
de151cf6 | 1769 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
1770 | |
1771 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
1772 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
1773 | .gem_prime_export = i915_gem_prime_export, | |
1774 | .gem_prime_import = i915_gem_prime_import, | |
1775 | ||
ff72145b | 1776 | .dumb_create = i915_gem_dumb_create, |
da6b51d0 | 1777 | .dumb_map_offset = i915_gem_mmap_gtt, |
43387b37 | 1778 | .dumb_destroy = drm_gem_dumb_destroy, |
1da177e4 | 1779 | .ioctls = i915_ioctls, |
e08e96de | 1780 | .fops = &i915_driver_fops, |
22eae947 DA |
1781 | .name = DRIVER_NAME, |
1782 | .desc = DRIVER_DESC, | |
1783 | .date = DRIVER_DATE, | |
1784 | .major = DRIVER_MAJOR, | |
1785 | .minor = DRIVER_MINOR, | |
1786 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
1787 | }; |
1788 | ||
8410ea3b DA |
1789 | static struct pci_driver i915_pci_driver = { |
1790 | .name = DRIVER_NAME, | |
1791 | .id_table = pciidlist, | |
1792 | .probe = i915_pci_probe, | |
1793 | .remove = i915_pci_remove, | |
1794 | .driver.pm = &i915_pm_ops, | |
1795 | }; | |
1796 | ||
1da177e4 LT |
1797 | static int __init i915_init(void) |
1798 | { | |
1799 | driver.num_ioctls = i915_max_ioctl; | |
79e53945 JB |
1800 | |
1801 | /* | |
fd930478 CW |
1802 | * Enable KMS by default, unless explicitly overriden by |
1803 | * either the i915.modeset prarameter or by the | |
1804 | * vga_text_mode_force boot option. | |
79e53945 | 1805 | */ |
fd930478 CW |
1806 | |
1807 | if (i915.modeset == 0) | |
1808 | driver.driver_features &= ~DRIVER_MODESET; | |
79e53945 JB |
1809 | |
1810 | #ifdef CONFIG_VGA_CONSOLE | |
d330a953 | 1811 | if (vgacon_text_force() && i915.modeset == -1) |
79e53945 JB |
1812 | driver.driver_features &= ~DRIVER_MODESET; |
1813 | #endif | |
1814 | ||
b30324ad | 1815 | if (!(driver.driver_features & DRIVER_MODESET)) { |
b30324ad | 1816 | /* Silently fail loading to not upset userspace. */ |
c9cd7b65 | 1817 | DRM_DEBUG_DRIVER("KMS and UMS disabled.\n"); |
b30324ad | 1818 | return 0; |
b30324ad | 1819 | } |
3885c6bb | 1820 | |
c5b852f3 | 1821 | if (i915.nuclear_pageflip) |
b2e7723b MR |
1822 | driver.driver_features |= DRIVER_ATOMIC; |
1823 | ||
8410ea3b | 1824 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
1825 | } |
1826 | ||
1827 | static void __exit i915_exit(void) | |
1828 | { | |
b33ecdd1 DV |
1829 | if (!(driver.driver_features & DRIVER_MODESET)) |
1830 | return; /* Never loaded a driver. */ | |
b33ecdd1 | 1831 | |
8410ea3b | 1832 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
1833 | } |
1834 | ||
1835 | module_init(i915_init); | |
1836 | module_exit(i915_exit); | |
1837 | ||
0a6d1631 | 1838 | MODULE_AUTHOR("Tungsten Graphics, Inc."); |
1eab9234 | 1839 | MODULE_AUTHOR("Intel Corporation"); |
0a6d1631 | 1840 | |
b5e89ed5 | 1841 | MODULE_DESCRIPTION(DRIVER_DESC); |
1da177e4 | 1842 | MODULE_LICENSE("GPL and additional rights"); |