]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 | 33 | #include <uapi/drm/i915_drm.h> |
93b81f51 | 34 | #include <uapi/drm/drm_fourcc.h> |
e9b73c67 | 35 | |
585fb111 | 36 | #include "i915_reg.h" |
79e53945 | 37 | #include "intel_bios.h" |
8187a2b7 | 38 | #include "intel_ringbuffer.h" |
b20385f1 | 39 | #include "intel_lrc.h" |
0260c420 | 40 | #include "i915_gem_gtt.h" |
564ddb2f | 41 | #include "i915_gem_render_state.h" |
0839ccb8 | 42 | #include <linux/io-mapping.h> |
f899fc64 | 43 | #include <linux/i2c.h> |
c167a6fc | 44 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 45 | #include <drm/intel-gtt.h> |
ba8286fa | 46 | #include <drm/drm_legacy.h> /* for struct drm_dma_handle */ |
d9fc9413 | 47 | #include <drm/drm_gem.h> |
aaa6fd2a | 48 | #include <linux/backlight.h> |
5cc9ed4b | 49 | #include <linux/hashtable.h> |
2911a35b | 50 | #include <linux/intel-iommu.h> |
742cbee8 | 51 | #include <linux/kref.h> |
9ee32fea | 52 | #include <linux/pm_qos.h> |
585fb111 | 53 | |
1da177e4 LT |
54 | /* General customization: |
55 | */ | |
56 | ||
1da177e4 LT |
57 | #define DRIVER_NAME "i915" |
58 | #define DRIVER_DESC "Intel Graphics" | |
82d5b58f | 59 | #define DRIVER_DATE "20150522" |
1da177e4 | 60 | |
c883ef1b | 61 | #undef WARN_ON |
5f77eeb0 DV |
62 | /* Many gcc seem to no see through this and fall over :( */ |
63 | #if 0 | |
64 | #define WARN_ON(x) ({ \ | |
65 | bool __i915_warn_cond = (x); \ | |
66 | if (__builtin_constant_p(__i915_warn_cond)) \ | |
67 | BUILD_BUG_ON(__i915_warn_cond); \ | |
68 | WARN(__i915_warn_cond, "WARN_ON(" #x ")"); }) | |
69 | #else | |
70 | #define WARN_ON(x) WARN((x), "WARN_ON(" #x ")") | |
71 | #endif | |
72 | ||
cd9bfacb JN |
73 | #undef WARN_ON_ONCE |
74 | #define WARN_ON_ONCE(x) WARN_ONCE((x), "WARN_ON_ONCE(" #x ")") | |
75 | ||
5f77eeb0 DV |
76 | #define MISSING_CASE(x) WARN(1, "Missing switch case (%lu) in %s\n", \ |
77 | (long) (x), __func__); | |
c883ef1b | 78 | |
e2c719b7 RC |
79 | /* Use I915_STATE_WARN(x) and I915_STATE_WARN_ON() (rather than WARN() and |
80 | * WARN_ON()) for hw state sanity checks to check for unexpected conditions | |
81 | * which may not necessarily be a user visible problem. This will either | |
82 | * WARN() or DRM_ERROR() depending on the verbose_checks moduleparam, to | |
83 | * enable distros and users to tailor their preferred amount of i915 abrt | |
84 | * spam. | |
85 | */ | |
86 | #define I915_STATE_WARN(condition, format...) ({ \ | |
87 | int __ret_warn_on = !!(condition); \ | |
88 | if (unlikely(__ret_warn_on)) { \ | |
89 | if (i915.verbose_state_checks) \ | |
2f3408c7 | 90 | WARN(1, format); \ |
e2c719b7 RC |
91 | else \ |
92 | DRM_ERROR(format); \ | |
93 | } \ | |
94 | unlikely(__ret_warn_on); \ | |
95 | }) | |
96 | ||
97 | #define I915_STATE_WARN_ON(condition) ({ \ | |
98 | int __ret_warn_on = !!(condition); \ | |
99 | if (unlikely(__ret_warn_on)) { \ | |
100 | if (i915.verbose_state_checks) \ | |
2f3408c7 | 101 | WARN(1, "WARN_ON(" #condition ")\n"); \ |
e2c719b7 RC |
102 | else \ |
103 | DRM_ERROR("WARN_ON(" #condition ")\n"); \ | |
104 | } \ | |
105 | unlikely(__ret_warn_on); \ | |
106 | }) | |
c883ef1b | 107 | |
317c35d1 | 108 | enum pipe { |
752aa88a | 109 | INVALID_PIPE = -1, |
317c35d1 JB |
110 | PIPE_A = 0, |
111 | PIPE_B, | |
9db4a9c7 | 112 | PIPE_C, |
a57c774a AK |
113 | _PIPE_EDP, |
114 | I915_MAX_PIPES = _PIPE_EDP | |
317c35d1 | 115 | }; |
9db4a9c7 | 116 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 117 | |
a5c961d1 PZ |
118 | enum transcoder { |
119 | TRANSCODER_A = 0, | |
120 | TRANSCODER_B, | |
121 | TRANSCODER_C, | |
a57c774a AK |
122 | TRANSCODER_EDP, |
123 | I915_MAX_TRANSCODERS | |
a5c961d1 PZ |
124 | }; |
125 | #define transcoder_name(t) ((t) + 'A') | |
126 | ||
84139d1e DL |
127 | /* |
128 | * This is the maximum (across all platforms) number of planes (primary + | |
129 | * sprites) that can be active at the same time on one pipe. | |
130 | * | |
131 | * This value doesn't count the cursor plane. | |
132 | */ | |
8232edb5 | 133 | #define I915_MAX_PLANES 4 |
84139d1e | 134 | |
80824003 JB |
135 | enum plane { |
136 | PLANE_A = 0, | |
137 | PLANE_B, | |
9db4a9c7 | 138 | PLANE_C, |
80824003 | 139 | }; |
9db4a9c7 | 140 | #define plane_name(p) ((p) + 'A') |
52440211 | 141 | |
d615a166 | 142 | #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A') |
06da8da2 | 143 | |
2b139522 ED |
144 | enum port { |
145 | PORT_A = 0, | |
146 | PORT_B, | |
147 | PORT_C, | |
148 | PORT_D, | |
149 | PORT_E, | |
150 | I915_MAX_PORTS | |
151 | }; | |
152 | #define port_name(p) ((p) + 'A') | |
153 | ||
a09caddd | 154 | #define I915_NUM_PHYS_VLV 2 |
e4607fcf CML |
155 | |
156 | enum dpio_channel { | |
157 | DPIO_CH0, | |
158 | DPIO_CH1 | |
159 | }; | |
160 | ||
161 | enum dpio_phy { | |
162 | DPIO_PHY0, | |
163 | DPIO_PHY1 | |
164 | }; | |
165 | ||
b97186f0 PZ |
166 | enum intel_display_power_domain { |
167 | POWER_DOMAIN_PIPE_A, | |
168 | POWER_DOMAIN_PIPE_B, | |
169 | POWER_DOMAIN_PIPE_C, | |
170 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
171 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
172 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
173 | POWER_DOMAIN_TRANSCODER_A, | |
174 | POWER_DOMAIN_TRANSCODER_B, | |
175 | POWER_DOMAIN_TRANSCODER_C, | |
f52e353e | 176 | POWER_DOMAIN_TRANSCODER_EDP, |
319be8ae ID |
177 | POWER_DOMAIN_PORT_DDI_A_2_LANES, |
178 | POWER_DOMAIN_PORT_DDI_A_4_LANES, | |
179 | POWER_DOMAIN_PORT_DDI_B_2_LANES, | |
180 | POWER_DOMAIN_PORT_DDI_B_4_LANES, | |
181 | POWER_DOMAIN_PORT_DDI_C_2_LANES, | |
182 | POWER_DOMAIN_PORT_DDI_C_4_LANES, | |
183 | POWER_DOMAIN_PORT_DDI_D_2_LANES, | |
184 | POWER_DOMAIN_PORT_DDI_D_4_LANES, | |
185 | POWER_DOMAIN_PORT_DSI, | |
186 | POWER_DOMAIN_PORT_CRT, | |
187 | POWER_DOMAIN_PORT_OTHER, | |
cdf8dd7f | 188 | POWER_DOMAIN_VGA, |
fbeeaa23 | 189 | POWER_DOMAIN_AUDIO, |
bd2bb1b9 | 190 | POWER_DOMAIN_PLLS, |
1407121a S |
191 | POWER_DOMAIN_AUX_A, |
192 | POWER_DOMAIN_AUX_B, | |
193 | POWER_DOMAIN_AUX_C, | |
194 | POWER_DOMAIN_AUX_D, | |
baa70707 | 195 | POWER_DOMAIN_INIT, |
bddc7645 ID |
196 | |
197 | POWER_DOMAIN_NUM, | |
b97186f0 PZ |
198 | }; |
199 | ||
200 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) | |
201 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
202 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
f52e353e ID |
203 | #define POWER_DOMAIN_TRANSCODER(tran) \ |
204 | ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \ | |
205 | (tran) + POWER_DOMAIN_TRANSCODER_A) | |
b97186f0 | 206 | |
1d843f9d EE |
207 | enum hpd_pin { |
208 | HPD_NONE = 0, | |
209 | HPD_PORT_A = HPD_NONE, /* PORT_A is internal */ | |
210 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ | |
211 | HPD_CRT, | |
212 | HPD_SDVO_B, | |
213 | HPD_SDVO_C, | |
214 | HPD_PORT_B, | |
215 | HPD_PORT_C, | |
216 | HPD_PORT_D, | |
217 | HPD_NUM_PINS | |
218 | }; | |
219 | ||
5fcece80 JN |
220 | struct i915_hotplug { |
221 | struct work_struct hotplug_work; | |
222 | ||
223 | struct { | |
224 | unsigned long last_jiffies; | |
225 | int count; | |
226 | enum { | |
227 | HPD_ENABLED = 0, | |
228 | HPD_DISABLED = 1, | |
229 | HPD_MARK_DISABLED = 2 | |
230 | } state; | |
231 | } stats[HPD_NUM_PINS]; | |
232 | u32 event_bits; | |
233 | struct delayed_work reenable_work; | |
234 | ||
235 | struct intel_digital_port *irq_port[I915_MAX_PORTS]; | |
236 | u32 long_port_mask; | |
237 | u32 short_port_mask; | |
238 | struct work_struct dig_port_work; | |
239 | ||
240 | /* | |
241 | * if we get a HPD irq from DP and a HPD irq from non-DP | |
242 | * the non-DP HPD could block the workqueue on a mode config | |
243 | * mutex getting, that userspace may have taken. However | |
244 | * userspace is waiting on the DP workqueue to run which is | |
245 | * blocked behind the non-DP one. | |
246 | */ | |
247 | struct workqueue_struct *dp_wq; | |
248 | }; | |
249 | ||
2a2d5482 CW |
250 | #define I915_GEM_GPU_DOMAINS \ |
251 | (I915_GEM_DOMAIN_RENDER | \ | |
252 | I915_GEM_DOMAIN_SAMPLER | \ | |
253 | I915_GEM_DOMAIN_COMMAND | \ | |
254 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
255 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 256 | |
055e393f DL |
257 | #define for_each_pipe(__dev_priv, __p) \ |
258 | for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) | |
dd740780 DL |
259 | #define for_each_plane(__dev_priv, __pipe, __p) \ |
260 | for ((__p) = 0; \ | |
261 | (__p) < INTEL_INFO(__dev_priv)->num_sprites[(__pipe)] + 1; \ | |
262 | (__p)++) | |
3bdcfc0c DL |
263 | #define for_each_sprite(__dev_priv, __p, __s) \ |
264 | for ((__s) = 0; \ | |
265 | (__s) < INTEL_INFO(__dev_priv)->num_sprites[(__p)]; \ | |
266 | (__s)++) | |
9db4a9c7 | 267 | |
d79b814d DL |
268 | #define for_each_crtc(dev, crtc) \ |
269 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) | |
270 | ||
27321ae8 ML |
271 | #define for_each_intel_plane(dev, intel_plane) \ |
272 | list_for_each_entry(intel_plane, \ | |
273 | &dev->mode_config.plane_list, \ | |
274 | base.head) | |
275 | ||
d063ae48 DL |
276 | #define for_each_intel_crtc(dev, intel_crtc) \ |
277 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, base.head) | |
278 | ||
b2784e15 DL |
279 | #define for_each_intel_encoder(dev, intel_encoder) \ |
280 | list_for_each_entry(intel_encoder, \ | |
281 | &(dev)->mode_config.encoder_list, \ | |
282 | base.head) | |
283 | ||
3a3371ff ACO |
284 | #define for_each_intel_connector(dev, intel_connector) \ |
285 | list_for_each_entry(intel_connector, \ | |
286 | &dev->mode_config.connector_list, \ | |
287 | base.head) | |
288 | ||
6c2b7c12 DV |
289 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
290 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
291 | if ((intel_encoder)->base.crtc == (__crtc)) | |
292 | ||
53f5e3ca JB |
293 | #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \ |
294 | list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \ | |
295 | if ((intel_connector)->base.encoder == (__encoder)) | |
296 | ||
b04c5bd6 BF |
297 | #define for_each_power_domain(domain, mask) \ |
298 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
299 | if ((1 << (domain)) & (mask)) | |
300 | ||
e7b903d2 | 301 | struct drm_i915_private; |
ad46cb53 | 302 | struct i915_mm_struct; |
5cc9ed4b | 303 | struct i915_mmu_object; |
e7b903d2 | 304 | |
a6f766f3 CW |
305 | struct drm_i915_file_private { |
306 | struct drm_i915_private *dev_priv; | |
307 | struct drm_file *file; | |
308 | ||
309 | struct { | |
310 | spinlock_t lock; | |
311 | struct list_head request_list; | |
d0bc54f2 CW |
312 | /* 20ms is a fairly arbitrary limit (greater than the average frame time) |
313 | * chosen to prevent the CPU getting more than a frame ahead of the GPU | |
314 | * (when using lax throttling for the frontbuffer). We also use it to | |
315 | * offer free GPU waitboosts for severely congested workloads. | |
316 | */ | |
317 | #define DRM_I915_THROTTLE_JIFFIES msecs_to_jiffies(20) | |
a6f766f3 CW |
318 | } mm; |
319 | struct idr context_idr; | |
320 | ||
2e1b8730 CW |
321 | struct intel_rps_client { |
322 | struct list_head link; | |
323 | unsigned boosts; | |
324 | } rps; | |
a6f766f3 | 325 | |
2e1b8730 | 326 | struct intel_engine_cs *bsd_ring; |
a6f766f3 CW |
327 | }; |
328 | ||
46edb027 DV |
329 | enum intel_dpll_id { |
330 | DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */ | |
331 | /* real shared dpll ids must be >= 0 */ | |
9cd86933 DV |
332 | DPLL_ID_PCH_PLL_A = 0, |
333 | DPLL_ID_PCH_PLL_B = 1, | |
429d47d5 | 334 | /* hsw/bdw */ |
9cd86933 DV |
335 | DPLL_ID_WRPLL1 = 0, |
336 | DPLL_ID_WRPLL2 = 1, | |
429d47d5 S |
337 | /* skl */ |
338 | DPLL_ID_SKL_DPLL1 = 0, | |
339 | DPLL_ID_SKL_DPLL2 = 1, | |
340 | DPLL_ID_SKL_DPLL3 = 2, | |
46edb027 | 341 | }; |
429d47d5 | 342 | #define I915_NUM_PLLS 3 |
46edb027 | 343 | |
5358901f | 344 | struct intel_dpll_hw_state { |
dcfc3552 | 345 | /* i9xx, pch plls */ |
66e985c0 | 346 | uint32_t dpll; |
8bcc2795 | 347 | uint32_t dpll_md; |
66e985c0 DV |
348 | uint32_t fp0; |
349 | uint32_t fp1; | |
dcfc3552 DL |
350 | |
351 | /* hsw, bdw */ | |
d452c5b6 | 352 | uint32_t wrpll; |
d1a2dc78 S |
353 | |
354 | /* skl */ | |
355 | /* | |
356 | * DPLL_CTRL1 has 6 bits for each each this DPLL. We store those in | |
71cd8423 | 357 | * lower part of ctrl1 and they get shifted into position when writing |
d1a2dc78 S |
358 | * the register. This allows us to easily compare the state to share |
359 | * the DPLL. | |
360 | */ | |
361 | uint32_t ctrl1; | |
362 | /* HDMI only, 0 when used for DP */ | |
363 | uint32_t cfgcr1, cfgcr2; | |
dfb82408 S |
364 | |
365 | /* bxt */ | |
b6dc71f3 | 366 | uint32_t ebb0, pll0, pll1, pll2, pll3, pll6, pll8, pll10, pcsdw12; |
5358901f DV |
367 | }; |
368 | ||
3e369b76 | 369 | struct intel_shared_dpll_config { |
1e6f2ddc | 370 | unsigned crtc_mask; /* mask of CRTCs sharing this PLL */ |
3e369b76 ACO |
371 | struct intel_dpll_hw_state hw_state; |
372 | }; | |
373 | ||
374 | struct intel_shared_dpll { | |
375 | struct intel_shared_dpll_config config; | |
8bd31e67 ACO |
376 | struct intel_shared_dpll_config *new_config; |
377 | ||
ee7b9f93 JB |
378 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ |
379 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
46edb027 DV |
380 | const char *name; |
381 | /* should match the index in the dev_priv->shared_dplls array */ | |
382 | enum intel_dpll_id id; | |
96f6128c DV |
383 | /* The mode_set hook is optional and should be used together with the |
384 | * intel_prepare_shared_dpll function. */ | |
15bdd4cf DV |
385 | void (*mode_set)(struct drm_i915_private *dev_priv, |
386 | struct intel_shared_dpll *pll); | |
e7b903d2 DV |
387 | void (*enable)(struct drm_i915_private *dev_priv, |
388 | struct intel_shared_dpll *pll); | |
389 | void (*disable)(struct drm_i915_private *dev_priv, | |
390 | struct intel_shared_dpll *pll); | |
5358901f DV |
391 | bool (*get_hw_state)(struct drm_i915_private *dev_priv, |
392 | struct intel_shared_dpll *pll, | |
393 | struct intel_dpll_hw_state *hw_state); | |
ee7b9f93 | 394 | }; |
ee7b9f93 | 395 | |
429d47d5 S |
396 | #define SKL_DPLL0 0 |
397 | #define SKL_DPLL1 1 | |
398 | #define SKL_DPLL2 2 | |
399 | #define SKL_DPLL3 3 | |
400 | ||
e69d0bc1 DV |
401 | /* Used by dp and fdi links */ |
402 | struct intel_link_m_n { | |
403 | uint32_t tu; | |
404 | uint32_t gmch_m; | |
405 | uint32_t gmch_n; | |
406 | uint32_t link_m; | |
407 | uint32_t link_n; | |
408 | }; | |
409 | ||
410 | void intel_link_compute_m_n(int bpp, int nlanes, | |
411 | int pixel_clock, int link_clock, | |
412 | struct intel_link_m_n *m_n); | |
413 | ||
1da177e4 LT |
414 | /* Interface history: |
415 | * | |
416 | * 1.1: Original. | |
0d6aa60b DA |
417 | * 1.2: Add Power Management |
418 | * 1.3: Add vblank support | |
de227f5f | 419 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 420 | * 1.5: Add vblank pipe configuration |
2228ed67 MD |
421 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
422 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
423 | */ |
424 | #define DRIVER_MAJOR 1 | |
2228ed67 | 425 | #define DRIVER_MINOR 6 |
1da177e4 LT |
426 | #define DRIVER_PATCHLEVEL 0 |
427 | ||
23bc5982 | 428 | #define WATCH_LISTS 0 |
673a394b | 429 | |
0a3e67a4 JB |
430 | struct opregion_header; |
431 | struct opregion_acpi; | |
432 | struct opregion_swsci; | |
433 | struct opregion_asle; | |
434 | ||
8ee1c3db | 435 | struct intel_opregion { |
5bc4418b BW |
436 | struct opregion_header __iomem *header; |
437 | struct opregion_acpi __iomem *acpi; | |
438 | struct opregion_swsci __iomem *swsci; | |
ebde53c7 JN |
439 | u32 swsci_gbda_sub_functions; |
440 | u32 swsci_sbcb_sub_functions; | |
5bc4418b BW |
441 | struct opregion_asle __iomem *asle; |
442 | void __iomem *vbt; | |
01fe9dbd | 443 | u32 __iomem *lid_state; |
91a60f20 | 444 | struct work_struct asle_work; |
8ee1c3db | 445 | }; |
44834a67 | 446 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 447 | |
6ef3d427 CW |
448 | struct intel_overlay; |
449 | struct intel_overlay_error_state; | |
450 | ||
de151cf6 | 451 | #define I915_FENCE_REG_NONE -1 |
42b5aeab VS |
452 | #define I915_MAX_NUM_FENCES 32 |
453 | /* 32 fences + sign bit for FENCE_REG_NONE */ | |
454 | #define I915_MAX_NUM_FENCE_BITS 6 | |
de151cf6 JB |
455 | |
456 | struct drm_i915_fence_reg { | |
007cc8ac | 457 | struct list_head lru_list; |
caea7476 | 458 | struct drm_i915_gem_object *obj; |
1690e1eb | 459 | int pin_count; |
de151cf6 | 460 | }; |
7c1c2871 | 461 | |
9b9d172d | 462 | struct sdvo_device_mapping { |
e957d772 | 463 | u8 initialized; |
9b9d172d | 464 | u8 dvo_port; |
465 | u8 slave_addr; | |
466 | u8 dvo_wiring; | |
e957d772 | 467 | u8 i2c_pin; |
b1083333 | 468 | u8 ddc_pin; |
9b9d172d | 469 | }; |
470 | ||
c4a1d9e4 CW |
471 | struct intel_display_error_state; |
472 | ||
63eeaf38 | 473 | struct drm_i915_error_state { |
742cbee8 | 474 | struct kref ref; |
585b0288 BW |
475 | struct timeval time; |
476 | ||
cb383002 | 477 | char error_msg[128]; |
48b031e3 | 478 | u32 reset_count; |
62d5d69b | 479 | u32 suspend_count; |
cb383002 | 480 | |
585b0288 | 481 | /* Generic register state */ |
63eeaf38 JB |
482 | u32 eir; |
483 | u32 pgtbl_er; | |
be998e2e | 484 | u32 ier; |
885ea5a8 | 485 | u32 gtier[4]; |
b9a3906b | 486 | u32 ccid; |
0f3b6849 CW |
487 | u32 derrmr; |
488 | u32 forcewake; | |
585b0288 BW |
489 | u32 error; /* gen6+ */ |
490 | u32 err_int; /* gen7 */ | |
6c826f34 MK |
491 | u32 fault_data0; /* gen8, gen9 */ |
492 | u32 fault_data1; /* gen8, gen9 */ | |
585b0288 | 493 | u32 done_reg; |
91ec5d11 BW |
494 | u32 gac_eco; |
495 | u32 gam_ecochk; | |
496 | u32 gab_ctl; | |
497 | u32 gfx_mode; | |
585b0288 | 498 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
585b0288 BW |
499 | u64 fence[I915_MAX_NUM_FENCES]; |
500 | struct intel_overlay_error_state *overlay; | |
501 | struct intel_display_error_state *display; | |
0ca36d78 | 502 | struct drm_i915_error_object *semaphore_obj; |
585b0288 | 503 | |
52d39a21 | 504 | struct drm_i915_error_ring { |
372fbb8e | 505 | bool valid; |
362b8af7 BW |
506 | /* Software tracked state */ |
507 | bool waiting; | |
508 | int hangcheck_score; | |
509 | enum intel_ring_hangcheck_action hangcheck_action; | |
510 | int num_requests; | |
511 | ||
512 | /* our own tracking of ring head and tail */ | |
513 | u32 cpu_ring_head; | |
514 | u32 cpu_ring_tail; | |
515 | ||
516 | u32 semaphore_seqno[I915_NUM_RINGS - 1]; | |
517 | ||
518 | /* Register state */ | |
94f8cf10 | 519 | u32 start; |
362b8af7 BW |
520 | u32 tail; |
521 | u32 head; | |
522 | u32 ctl; | |
523 | u32 hws; | |
524 | u32 ipeir; | |
525 | u32 ipehr; | |
526 | u32 instdone; | |
362b8af7 BW |
527 | u32 bbstate; |
528 | u32 instpm; | |
529 | u32 instps; | |
530 | u32 seqno; | |
531 | u64 bbaddr; | |
50877445 | 532 | u64 acthd; |
362b8af7 | 533 | u32 fault_reg; |
13ffadd1 | 534 | u64 faddr; |
362b8af7 BW |
535 | u32 rc_psmi; /* sleep state */ |
536 | u32 semaphore_mboxes[I915_NUM_RINGS - 1]; | |
537 | ||
52d39a21 CW |
538 | struct drm_i915_error_object { |
539 | int page_count; | |
540 | u32 gtt_offset; | |
541 | u32 *pages[0]; | |
ab0e7ff9 | 542 | } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page; |
362b8af7 | 543 | |
52d39a21 CW |
544 | struct drm_i915_error_request { |
545 | long jiffies; | |
546 | u32 seqno; | |
ee4f42b1 | 547 | u32 tail; |
52d39a21 | 548 | } *requests; |
6c7a01ec BW |
549 | |
550 | struct { | |
551 | u32 gfx_mode; | |
552 | union { | |
553 | u64 pdp[4]; | |
554 | u32 pp_dir_base; | |
555 | }; | |
556 | } vm_info; | |
ab0e7ff9 CW |
557 | |
558 | pid_t pid; | |
559 | char comm[TASK_COMM_LEN]; | |
52d39a21 | 560 | } ring[I915_NUM_RINGS]; |
3a448734 | 561 | |
9df30794 | 562 | struct drm_i915_error_buffer { |
a779e5ab | 563 | u32 size; |
9df30794 | 564 | u32 name; |
b4716185 | 565 | u32 rseqno[I915_NUM_RINGS], wseqno; |
9df30794 CW |
566 | u32 gtt_offset; |
567 | u32 read_domains; | |
568 | u32 write_domain; | |
4b9de737 | 569 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
570 | s32 pinned:2; |
571 | u32 tiling:2; | |
572 | u32 dirty:1; | |
573 | u32 purgeable:1; | |
5cc9ed4b | 574 | u32 userptr:1; |
5d1333fc | 575 | s32 ring:4; |
f56383cb | 576 | u32 cache_level:3; |
95f5301d | 577 | } **active_bo, **pinned_bo; |
6c7a01ec | 578 | |
95f5301d | 579 | u32 *active_bo_count, *pinned_bo_count; |
3a448734 | 580 | u32 vm_count; |
63eeaf38 JB |
581 | }; |
582 | ||
7bd688cd | 583 | struct intel_connector; |
820d2d77 | 584 | struct intel_encoder; |
5cec258b | 585 | struct intel_crtc_state; |
5724dbd1 | 586 | struct intel_initial_plane_config; |
0e8ffe1b | 587 | struct intel_crtc; |
ee9300bb DV |
588 | struct intel_limit; |
589 | struct dpll; | |
b8cecdf5 | 590 | |
e70236a8 | 591 | struct drm_i915_display_funcs { |
ee5382ae | 592 | bool (*fbc_enabled)(struct drm_device *dev); |
993495ae | 593 | void (*enable_fbc)(struct drm_crtc *crtc); |
e70236a8 JB |
594 | void (*disable_fbc)(struct drm_device *dev); |
595 | int (*get_display_clock_speed)(struct drm_device *dev); | |
596 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
ee9300bb DV |
597 | /** |
598 | * find_dpll() - Find the best values for the PLL | |
599 | * @limit: limits for the PLL | |
600 | * @crtc: current CRTC | |
601 | * @target: target frequency in kHz | |
602 | * @refclk: reference clock frequency in kHz | |
603 | * @match_clock: if provided, @best_clock P divider must | |
604 | * match the P divider from @match_clock | |
605 | * used for LVDS downclocking | |
606 | * @best_clock: best PLL values found | |
607 | * | |
608 | * Returns true on success, false on failure. | |
609 | */ | |
610 | bool (*find_dpll)(const struct intel_limit *limit, | |
a93e255f | 611 | struct intel_crtc_state *crtc_state, |
ee9300bb DV |
612 | int target, int refclk, |
613 | struct dpll *match_clock, | |
614 | struct dpll *best_clock); | |
46ba614c | 615 | void (*update_wm)(struct drm_crtc *crtc); |
adf3d35e VS |
616 | void (*update_sprite_wm)(struct drm_plane *plane, |
617 | struct drm_crtc *crtc, | |
ed57cb8a DL |
618 | uint32_t sprite_width, uint32_t sprite_height, |
619 | int pixel_size, bool enable, bool scaled); | |
679dacd4 | 620 | void (*modeset_global_resources)(struct drm_atomic_state *state); |
0e8ffe1b DV |
621 | /* Returns the active state of the crtc, and if the crtc is active, |
622 | * fills out the pipe-config with the hw state. */ | |
623 | bool (*get_pipe_config)(struct intel_crtc *, | |
5cec258b | 624 | struct intel_crtc_state *); |
5724dbd1 DL |
625 | void (*get_initial_plane_config)(struct intel_crtc *, |
626 | struct intel_initial_plane_config *); | |
190f68c5 ACO |
627 | int (*crtc_compute_clock)(struct intel_crtc *crtc, |
628 | struct intel_crtc_state *crtc_state); | |
76e5a89c DV |
629 | void (*crtc_enable)(struct drm_crtc *crtc); |
630 | void (*crtc_disable)(struct drm_crtc *crtc); | |
ee7b9f93 | 631 | void (*off)(struct drm_crtc *crtc); |
69bfe1a9 JN |
632 | void (*audio_codec_enable)(struct drm_connector *connector, |
633 | struct intel_encoder *encoder, | |
634 | struct drm_display_mode *mode); | |
635 | void (*audio_codec_disable)(struct intel_encoder *encoder); | |
674cf967 | 636 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 637 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
638 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
639 | struct drm_framebuffer *fb, | |
ed8d1975 | 640 | struct drm_i915_gem_object *obj, |
a4872ba6 | 641 | struct intel_engine_cs *ring, |
ed8d1975 | 642 | uint32_t flags); |
29b9bde6 DV |
643 | void (*update_primary_plane)(struct drm_crtc *crtc, |
644 | struct drm_framebuffer *fb, | |
645 | int x, int y); | |
20afbda2 | 646 | void (*hpd_irq_setup)(struct drm_device *dev); |
e70236a8 JB |
647 | /* clock updates for mode set */ |
648 | /* cursor updates */ | |
649 | /* render clock increase/decrease */ | |
650 | /* display clock increase/decrease */ | |
651 | /* pll clock increase/decrease */ | |
7bd688cd | 652 | |
6517d273 | 653 | int (*setup_backlight)(struct intel_connector *connector, enum pipe pipe); |
7bd688cd JN |
654 | uint32_t (*get_backlight)(struct intel_connector *connector); |
655 | void (*set_backlight)(struct intel_connector *connector, | |
656 | uint32_t level); | |
657 | void (*disable_backlight)(struct intel_connector *connector); | |
658 | void (*enable_backlight)(struct intel_connector *connector); | |
e70236a8 JB |
659 | }; |
660 | ||
48c1026a MK |
661 | enum forcewake_domain_id { |
662 | FW_DOMAIN_ID_RENDER = 0, | |
663 | FW_DOMAIN_ID_BLITTER, | |
664 | FW_DOMAIN_ID_MEDIA, | |
665 | ||
666 | FW_DOMAIN_ID_COUNT | |
667 | }; | |
668 | ||
669 | enum forcewake_domains { | |
670 | FORCEWAKE_RENDER = (1 << FW_DOMAIN_ID_RENDER), | |
671 | FORCEWAKE_BLITTER = (1 << FW_DOMAIN_ID_BLITTER), | |
672 | FORCEWAKE_MEDIA = (1 << FW_DOMAIN_ID_MEDIA), | |
673 | FORCEWAKE_ALL = (FORCEWAKE_RENDER | | |
674 | FORCEWAKE_BLITTER | | |
675 | FORCEWAKE_MEDIA) | |
676 | }; | |
677 | ||
907b28c5 | 678 | struct intel_uncore_funcs { |
c8d9a590 | 679 | void (*force_wake_get)(struct drm_i915_private *dev_priv, |
48c1026a | 680 | enum forcewake_domains domains); |
c8d9a590 | 681 | void (*force_wake_put)(struct drm_i915_private *dev_priv, |
48c1026a | 682 | enum forcewake_domains domains); |
0b274481 BW |
683 | |
684 | uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
685 | uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
686 | uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
687 | uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
688 | ||
689 | void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset, | |
690 | uint8_t val, bool trace); | |
691 | void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset, | |
692 | uint16_t val, bool trace); | |
693 | void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset, | |
694 | uint32_t val, bool trace); | |
695 | void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset, | |
696 | uint64_t val, bool trace); | |
990bbdad CW |
697 | }; |
698 | ||
907b28c5 CW |
699 | struct intel_uncore { |
700 | spinlock_t lock; /** lock is also taken in irq contexts. */ | |
701 | ||
702 | struct intel_uncore_funcs funcs; | |
703 | ||
704 | unsigned fifo_count; | |
48c1026a | 705 | enum forcewake_domains fw_domains; |
b2cff0db CW |
706 | |
707 | struct intel_uncore_forcewake_domain { | |
708 | struct drm_i915_private *i915; | |
48c1026a | 709 | enum forcewake_domain_id id; |
b2cff0db CW |
710 | unsigned wake_count; |
711 | struct timer_list timer; | |
05a2fb15 MK |
712 | u32 reg_set; |
713 | u32 val_set; | |
714 | u32 val_clear; | |
715 | u32 reg_ack; | |
716 | u32 reg_post; | |
717 | u32 val_reset; | |
b2cff0db | 718 | } fw_domain[FW_DOMAIN_ID_COUNT]; |
b2cff0db CW |
719 | }; |
720 | ||
721 | /* Iterate over initialised fw domains */ | |
722 | #define for_each_fw_domain_mask(domain__, mask__, dev_priv__, i__) \ | |
723 | for ((i__) = 0, (domain__) = &(dev_priv__)->uncore.fw_domain[0]; \ | |
724 | (i__) < FW_DOMAIN_ID_COUNT; \ | |
725 | (i__)++, (domain__) = &(dev_priv__)->uncore.fw_domain[i__]) \ | |
726 | if (((mask__) & (dev_priv__)->uncore.fw_domains) & (1 << (i__))) | |
727 | ||
728 | #define for_each_fw_domain(domain__, dev_priv__, i__) \ | |
729 | for_each_fw_domain_mask(domain__, FORCEWAKE_ALL, dev_priv__, i__) | |
907b28c5 | 730 | |
dc174300 SS |
731 | enum csr_state { |
732 | FW_UNINITIALIZED = 0, | |
733 | FW_LOADED, | |
734 | FW_FAILED | |
735 | }; | |
736 | ||
eb805623 DV |
737 | struct intel_csr { |
738 | const char *fw_path; | |
739 | __be32 *dmc_payload; | |
740 | uint32_t dmc_fw_size; | |
741 | uint32_t mmio_count; | |
742 | uint32_t mmioaddr[8]; | |
743 | uint32_t mmiodata[8]; | |
dc174300 | 744 | enum csr_state state; |
eb805623 DV |
745 | }; |
746 | ||
79fc46df DL |
747 | #define DEV_INFO_FOR_EACH_FLAG(func, sep) \ |
748 | func(is_mobile) sep \ | |
749 | func(is_i85x) sep \ | |
750 | func(is_i915g) sep \ | |
751 | func(is_i945gm) sep \ | |
752 | func(is_g33) sep \ | |
753 | func(need_gfx_hws) sep \ | |
754 | func(is_g4x) sep \ | |
755 | func(is_pineview) sep \ | |
756 | func(is_broadwater) sep \ | |
757 | func(is_crestline) sep \ | |
758 | func(is_ivybridge) sep \ | |
759 | func(is_valleyview) sep \ | |
760 | func(is_haswell) sep \ | |
7201c0b3 | 761 | func(is_skylake) sep \ |
b833d685 | 762 | func(is_preliminary) sep \ |
79fc46df DL |
763 | func(has_fbc) sep \ |
764 | func(has_pipe_cxsr) sep \ | |
765 | func(has_hotplug) sep \ | |
766 | func(cursor_needs_physical) sep \ | |
767 | func(has_overlay) sep \ | |
768 | func(overlay_needs_physical) sep \ | |
769 | func(supports_tv) sep \ | |
dd93be58 | 770 | func(has_llc) sep \ |
30568c45 DL |
771 | func(has_ddi) sep \ |
772 | func(has_fpga_dbg) | |
c96ea64e | 773 | |
a587f779 DL |
774 | #define DEFINE_FLAG(name) u8 name:1 |
775 | #define SEP_SEMICOLON ; | |
c96ea64e | 776 | |
cfdf1fa2 | 777 | struct intel_device_info { |
10fce67a | 778 | u32 display_mmio_offset; |
87f1f465 | 779 | u16 device_id; |
7eb552ae | 780 | u8 num_pipes:3; |
d615a166 | 781 | u8 num_sprites[I915_MAX_PIPES]; |
c96c3a8c | 782 | u8 gen; |
73ae478c | 783 | u8 ring_mask; /* Rings supported by the HW */ |
a587f779 | 784 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON); |
a57c774a AK |
785 | /* Register offsets for the various display pipes and transcoders */ |
786 | int pipe_offsets[I915_MAX_TRANSCODERS]; | |
787 | int trans_offsets[I915_MAX_TRANSCODERS]; | |
a57c774a | 788 | int palette_offsets[I915_MAX_PIPES]; |
5efb3e28 | 789 | int cursor_offsets[I915_MAX_PIPES]; |
3873218f JM |
790 | |
791 | /* Slice/subslice/EU info */ | |
792 | u8 slice_total; | |
793 | u8 subslice_total; | |
794 | u8 subslice_per_slice; | |
795 | u8 eu_total; | |
796 | u8 eu_per_subslice; | |
b7668791 DL |
797 | /* For each slice, which subslice(s) has(have) 7 EUs (bitfield)? */ |
798 | u8 subslice_7eu[3]; | |
3873218f JM |
799 | u8 has_slice_pg:1; |
800 | u8 has_subslice_pg:1; | |
801 | u8 has_eu_pg:1; | |
cfdf1fa2 KH |
802 | }; |
803 | ||
a587f779 DL |
804 | #undef DEFINE_FLAG |
805 | #undef SEP_SEMICOLON | |
806 | ||
7faf1ab2 DV |
807 | enum i915_cache_level { |
808 | I915_CACHE_NONE = 0, | |
350ec881 CW |
809 | I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */ |
810 | I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc | |
811 | caches, eg sampler/render caches, and the | |
812 | large Last-Level-Cache. LLC is coherent with | |
813 | the CPU, but L3 is only visible to the GPU. */ | |
651d794f | 814 | I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */ |
7faf1ab2 DV |
815 | }; |
816 | ||
e59ec13d MK |
817 | struct i915_ctx_hang_stats { |
818 | /* This context had batch pending when hang was declared */ | |
819 | unsigned batch_pending; | |
820 | ||
821 | /* This context had batch active when hang was declared */ | |
822 | unsigned batch_active; | |
be62acb4 MK |
823 | |
824 | /* Time when this context was last blamed for a GPU reset */ | |
825 | unsigned long guilty_ts; | |
826 | ||
676fa572 CW |
827 | /* If the contexts causes a second GPU hang within this time, |
828 | * it is permanently banned from submitting any more work. | |
829 | */ | |
830 | unsigned long ban_period_seconds; | |
831 | ||
be62acb4 MK |
832 | /* This context is banned to submit more work */ |
833 | bool banned; | |
e59ec13d | 834 | }; |
40521054 BW |
835 | |
836 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
821d66dd | 837 | #define DEFAULT_CONTEXT_HANDLE 0 |
b1b38278 DW |
838 | |
839 | #define CONTEXT_NO_ZEROMAP (1<<0) | |
31b7a88d OM |
840 | /** |
841 | * struct intel_context - as the name implies, represents a context. | |
842 | * @ref: reference count. | |
843 | * @user_handle: userspace tracking identity for this context. | |
844 | * @remap_slice: l3 row remapping information. | |
b1b38278 DW |
845 | * @flags: context specific flags: |
846 | * CONTEXT_NO_ZEROMAP: do not allow mapping things to page 0. | |
31b7a88d OM |
847 | * @file_priv: filp associated with this context (NULL for global default |
848 | * context). | |
849 | * @hang_stats: information about the role of this context in possible GPU | |
850 | * hangs. | |
7df113e4 | 851 | * @ppgtt: virtual memory space used by this context. |
31b7a88d OM |
852 | * @legacy_hw_ctx: render context backing object and whether it is correctly |
853 | * initialized (legacy ring submission mechanism only). | |
854 | * @link: link in the global list of contexts. | |
855 | * | |
856 | * Contexts are memory images used by the hardware to store copies of their | |
857 | * internal state. | |
858 | */ | |
273497e5 | 859 | struct intel_context { |
dce3271b | 860 | struct kref ref; |
821d66dd | 861 | int user_handle; |
3ccfd19d | 862 | uint8_t remap_slice; |
b1b38278 | 863 | int flags; |
40521054 | 864 | struct drm_i915_file_private *file_priv; |
e59ec13d | 865 | struct i915_ctx_hang_stats hang_stats; |
ae6c4806 | 866 | struct i915_hw_ppgtt *ppgtt; |
a33afea5 | 867 | |
c9e003af | 868 | /* Legacy ring buffer submission */ |
ea0c76f8 OM |
869 | struct { |
870 | struct drm_i915_gem_object *rcs_state; | |
871 | bool initialized; | |
872 | } legacy_hw_ctx; | |
873 | ||
c9e003af | 874 | /* Execlists */ |
564ddb2f | 875 | bool rcs_initialized; |
c9e003af OM |
876 | struct { |
877 | struct drm_i915_gem_object *state; | |
84c2377f | 878 | struct intel_ringbuffer *ringbuf; |
a7cbedec | 879 | int pin_count; |
c9e003af OM |
880 | } engine[I915_NUM_RINGS]; |
881 | ||
a33afea5 | 882 | struct list_head link; |
40521054 BW |
883 | }; |
884 | ||
a4001f1b PZ |
885 | enum fb_op_origin { |
886 | ORIGIN_GTT, | |
887 | ORIGIN_CPU, | |
888 | ORIGIN_CS, | |
889 | ORIGIN_FLIP, | |
890 | }; | |
891 | ||
5c3fe8b0 | 892 | struct i915_fbc { |
60ee5cd2 | 893 | unsigned long uncompressed_size; |
5e59f717 | 894 | unsigned threshold; |
5c3fe8b0 | 895 | unsigned int fb_id; |
dbef0f15 PZ |
896 | unsigned int possible_framebuffer_bits; |
897 | unsigned int busy_bits; | |
e35fef21 | 898 | struct intel_crtc *crtc; |
5c3fe8b0 BW |
899 | int y; |
900 | ||
c4213885 | 901 | struct drm_mm_node compressed_fb; |
5c3fe8b0 BW |
902 | struct drm_mm_node *compressed_llb; |
903 | ||
da46f936 RV |
904 | bool false_color; |
905 | ||
9adccc60 PZ |
906 | /* Tracks whether the HW is actually enabled, not whether the feature is |
907 | * possible. */ | |
908 | bool enabled; | |
909 | ||
5c3fe8b0 BW |
910 | struct intel_fbc_work { |
911 | struct delayed_work work; | |
912 | struct drm_crtc *crtc; | |
913 | struct drm_framebuffer *fb; | |
5c3fe8b0 BW |
914 | } *fbc_work; |
915 | ||
29ebf90f CW |
916 | enum no_fbc_reason { |
917 | FBC_OK, /* FBC is enabled */ | |
918 | FBC_UNSUPPORTED, /* FBC is not supported by this chipset */ | |
5c3fe8b0 BW |
919 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
920 | FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */ | |
921 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
922 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
923 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
924 | FBC_NOT_TILED, /* buffer not tiled */ | |
925 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ | |
926 | FBC_MODULE_PARAM, | |
927 | FBC_CHIP_DEFAULT, /* disabled by default on this chip */ | |
928 | } no_fbc_reason; | |
b5e50c3f JB |
929 | }; |
930 | ||
96178eeb VK |
931 | /** |
932 | * HIGH_RR is the highest eDP panel refresh rate read from EDID | |
933 | * LOW_RR is the lowest eDP panel refresh rate found from EDID | |
934 | * parsing for same resolution. | |
935 | */ | |
936 | enum drrs_refresh_rate_type { | |
937 | DRRS_HIGH_RR, | |
938 | DRRS_LOW_RR, | |
939 | DRRS_MAX_RR, /* RR count */ | |
940 | }; | |
941 | ||
942 | enum drrs_support_type { | |
943 | DRRS_NOT_SUPPORTED = 0, | |
944 | STATIC_DRRS_SUPPORT = 1, | |
945 | SEAMLESS_DRRS_SUPPORT = 2 | |
439d7ac0 PB |
946 | }; |
947 | ||
2807cf69 | 948 | struct intel_dp; |
96178eeb VK |
949 | struct i915_drrs { |
950 | struct mutex mutex; | |
951 | struct delayed_work work; | |
952 | struct intel_dp *dp; | |
953 | unsigned busy_frontbuffer_bits; | |
954 | enum drrs_refresh_rate_type refresh_rate_type; | |
955 | enum drrs_support_type type; | |
956 | }; | |
957 | ||
a031d709 | 958 | struct i915_psr { |
f0355c4a | 959 | struct mutex lock; |
a031d709 RV |
960 | bool sink_support; |
961 | bool source_ok; | |
2807cf69 | 962 | struct intel_dp *enabled; |
7c8f8a70 RV |
963 | bool active; |
964 | struct delayed_work work; | |
9ca15301 | 965 | unsigned busy_frontbuffer_bits; |
474d1ec4 SJ |
966 | bool psr2_support; |
967 | bool aux_frame_sync; | |
3f51e471 | 968 | }; |
5c3fe8b0 | 969 | |
3bad0781 | 970 | enum intel_pch { |
f0350830 | 971 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
972 | PCH_IBX, /* Ibexpeak PCH */ |
973 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 974 | PCH_LPT, /* Lynxpoint PCH */ |
e7e7ea20 | 975 | PCH_SPT, /* Sunrisepoint PCH */ |
40c7ead9 | 976 | PCH_NOP, |
3bad0781 ZW |
977 | }; |
978 | ||
988d6ee8 PZ |
979 | enum intel_sbi_destination { |
980 | SBI_ICLK, | |
981 | SBI_MPHY, | |
982 | }; | |
983 | ||
b690e96c | 984 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 985 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 986 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
9c72cc6f | 987 | #define QUIRK_BACKLIGHT_PRESENT (1<<3) |
b6b5d049 | 988 | #define QUIRK_PIPEB_FORCE (1<<4) |
656bfa3a | 989 | #define QUIRK_PIN_SWIZZLED_PAGES (1<<5) |
b690e96c | 990 | |
8be48d92 | 991 | struct intel_fbdev; |
1630fe75 | 992 | struct intel_fbc_work; |
38651674 | 993 | |
c2b9152f DV |
994 | struct intel_gmbus { |
995 | struct i2c_adapter adapter; | |
f2ce9faf | 996 | u32 force_bit; |
c2b9152f | 997 | u32 reg0; |
36c785f0 | 998 | u32 gpio_reg; |
c167a6fc | 999 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
1000 | struct drm_i915_private *dev_priv; |
1001 | }; | |
1002 | ||
f4c956ad | 1003 | struct i915_suspend_saved_registers { |
e948e994 | 1004 | u32 saveDSPARB; |
ba8bbcf6 | 1005 | u32 saveLVDS; |
585fb111 JB |
1006 | u32 savePP_ON_DELAYS; |
1007 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
1008 | u32 savePP_ON; |
1009 | u32 savePP_OFF; | |
1010 | u32 savePP_CONTROL; | |
585fb111 | 1011 | u32 savePP_DIVISOR; |
ba8bbcf6 | 1012 | u32 saveFBC_CONTROL; |
1f84e550 | 1013 | u32 saveCACHE_MODE_0; |
1f84e550 | 1014 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
1015 | u32 saveSWF0[16]; |
1016 | u32 saveSWF1[16]; | |
1017 | u32 saveSWF2[3]; | |
4b9de737 | 1018 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
cda2bb78 | 1019 | u32 savePCH_PORT_HOTPLUG; |
9f49c376 | 1020 | u16 saveGCDGMBUS; |
f4c956ad | 1021 | }; |
c85aa885 | 1022 | |
ddeea5b0 ID |
1023 | struct vlv_s0ix_state { |
1024 | /* GAM */ | |
1025 | u32 wr_watermark; | |
1026 | u32 gfx_prio_ctrl; | |
1027 | u32 arb_mode; | |
1028 | u32 gfx_pend_tlb0; | |
1029 | u32 gfx_pend_tlb1; | |
1030 | u32 lra_limits[GEN7_LRA_LIMITS_REG_NUM]; | |
1031 | u32 media_max_req_count; | |
1032 | u32 gfx_max_req_count; | |
1033 | u32 render_hwsp; | |
1034 | u32 ecochk; | |
1035 | u32 bsd_hwsp; | |
1036 | u32 blt_hwsp; | |
1037 | u32 tlb_rd_addr; | |
1038 | ||
1039 | /* MBC */ | |
1040 | u32 g3dctl; | |
1041 | u32 gsckgctl; | |
1042 | u32 mbctl; | |
1043 | ||
1044 | /* GCP */ | |
1045 | u32 ucgctl1; | |
1046 | u32 ucgctl3; | |
1047 | u32 rcgctl1; | |
1048 | u32 rcgctl2; | |
1049 | u32 rstctl; | |
1050 | u32 misccpctl; | |
1051 | ||
1052 | /* GPM */ | |
1053 | u32 gfxpause; | |
1054 | u32 rpdeuhwtc; | |
1055 | u32 rpdeuc; | |
1056 | u32 ecobus; | |
1057 | u32 pwrdwnupctl; | |
1058 | u32 rp_down_timeout; | |
1059 | u32 rp_deucsw; | |
1060 | u32 rcubmabdtmr; | |
1061 | u32 rcedata; | |
1062 | u32 spare2gh; | |
1063 | ||
1064 | /* Display 1 CZ domain */ | |
1065 | u32 gt_imr; | |
1066 | u32 gt_ier; | |
1067 | u32 pm_imr; | |
1068 | u32 pm_ier; | |
1069 | u32 gt_scratch[GEN7_GT_SCRATCH_REG_NUM]; | |
1070 | ||
1071 | /* GT SA CZ domain */ | |
1072 | u32 tilectl; | |
1073 | u32 gt_fifoctl; | |
1074 | u32 gtlc_wake_ctrl; | |
1075 | u32 gtlc_survive; | |
1076 | u32 pmwgicz; | |
1077 | ||
1078 | /* Display 2 CZ domain */ | |
1079 | u32 gu_ctl0; | |
1080 | u32 gu_ctl1; | |
9c25210f | 1081 | u32 pcbr; |
ddeea5b0 ID |
1082 | u32 clock_gate_dis2; |
1083 | }; | |
1084 | ||
bf225f20 CW |
1085 | struct intel_rps_ei { |
1086 | u32 cz_clock; | |
1087 | u32 render_c0; | |
1088 | u32 media_c0; | |
31685c25 D |
1089 | }; |
1090 | ||
c85aa885 | 1091 | struct intel_gen6_power_mgmt { |
d4d70aa5 ID |
1092 | /* |
1093 | * work, interrupts_enabled and pm_iir are protected by | |
1094 | * dev_priv->irq_lock | |
1095 | */ | |
c85aa885 | 1096 | struct work_struct work; |
d4d70aa5 | 1097 | bool interrupts_enabled; |
c85aa885 | 1098 | u32 pm_iir; |
59cdb63d | 1099 | |
b39fb297 BW |
1100 | /* Frequencies are stored in potentially platform dependent multiples. |
1101 | * In other words, *_freq needs to be multiplied by X to be interesting. | |
1102 | * Soft limits are those which are used for the dynamic reclocking done | |
1103 | * by the driver (raise frequencies under heavy loads, and lower for | |
1104 | * lighter loads). Hard limits are those imposed by the hardware. | |
1105 | * | |
1106 | * A distinction is made for overclocking, which is never enabled by | |
1107 | * default, and is considered to be above the hard limit if it's | |
1108 | * possible at all. | |
1109 | */ | |
1110 | u8 cur_freq; /* Current frequency (cached, may not == HW) */ | |
1111 | u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */ | |
1112 | u8 max_freq_softlimit; /* Max frequency permitted by the driver */ | |
1113 | u8 max_freq; /* Maximum frequency, RP0 if not overclocking */ | |
1114 | u8 min_freq; /* AKA RPn. Minimum frequency */ | |
aed242ff | 1115 | u8 idle_freq; /* Frequency to request when we are idle */ |
b39fb297 BW |
1116 | u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */ |
1117 | u8 rp1_freq; /* "less than" RP0 power/freqency */ | |
1118 | u8 rp0_freq; /* Non-overclocked max frequency. */ | |
67c3bf6f | 1119 | u32 cz_freq; |
1a01ab3b | 1120 | |
8fb55197 CW |
1121 | u8 up_threshold; /* Current %busy required to uplock */ |
1122 | u8 down_threshold; /* Current %busy required to downclock */ | |
1123 | ||
dd75fdc8 CW |
1124 | int last_adj; |
1125 | enum { LOW_POWER, BETWEEN, HIGH_POWER } power; | |
1126 | ||
8d3afd7d CW |
1127 | spinlock_t client_lock; |
1128 | struct list_head clients; | |
1129 | bool client_boost; | |
1130 | ||
c0951f0c | 1131 | bool enabled; |
1a01ab3b | 1132 | struct delayed_work delayed_resume_work; |
1854d5ca | 1133 | unsigned boosts; |
4fc688ce | 1134 | |
2e1b8730 | 1135 | struct intel_rps_client semaphores, mmioflips; |
a6f766f3 | 1136 | |
bf225f20 CW |
1137 | /* manual wa residency calculations */ |
1138 | struct intel_rps_ei up_ei, down_ei; | |
1139 | ||
4fc688ce JB |
1140 | /* |
1141 | * Protects RPS/RC6 register access and PCU communication. | |
8d3afd7d CW |
1142 | * Must be taken after struct_mutex if nested. Note that |
1143 | * this lock may be held for long periods of time when | |
1144 | * talking to hw - so only take it when talking to hw! | |
4fc688ce JB |
1145 | */ |
1146 | struct mutex hw_lock; | |
c85aa885 DV |
1147 | }; |
1148 | ||
1a240d4d DV |
1149 | /* defined intel_pm.c */ |
1150 | extern spinlock_t mchdev_lock; | |
1151 | ||
c85aa885 DV |
1152 | struct intel_ilk_power_mgmt { |
1153 | u8 cur_delay; | |
1154 | u8 min_delay; | |
1155 | u8 max_delay; | |
1156 | u8 fmax; | |
1157 | u8 fstart; | |
1158 | ||
1159 | u64 last_count1; | |
1160 | unsigned long last_time1; | |
1161 | unsigned long chipset_power; | |
1162 | u64 last_count2; | |
5ed0bdf2 | 1163 | u64 last_time2; |
c85aa885 DV |
1164 | unsigned long gfx_power; |
1165 | u8 corr; | |
1166 | ||
1167 | int c_m; | |
1168 | int r_t; | |
1169 | }; | |
1170 | ||
c6cb582e ID |
1171 | struct drm_i915_private; |
1172 | struct i915_power_well; | |
1173 | ||
1174 | struct i915_power_well_ops { | |
1175 | /* | |
1176 | * Synchronize the well's hw state to match the current sw state, for | |
1177 | * example enable/disable it based on the current refcount. Called | |
1178 | * during driver init and resume time, possibly after first calling | |
1179 | * the enable/disable handlers. | |
1180 | */ | |
1181 | void (*sync_hw)(struct drm_i915_private *dev_priv, | |
1182 | struct i915_power_well *power_well); | |
1183 | /* | |
1184 | * Enable the well and resources that depend on it (for example | |
1185 | * interrupts located on the well). Called after the 0->1 refcount | |
1186 | * transition. | |
1187 | */ | |
1188 | void (*enable)(struct drm_i915_private *dev_priv, | |
1189 | struct i915_power_well *power_well); | |
1190 | /* | |
1191 | * Disable the well and resources that depend on it. Called after | |
1192 | * the 1->0 refcount transition. | |
1193 | */ | |
1194 | void (*disable)(struct drm_i915_private *dev_priv, | |
1195 | struct i915_power_well *power_well); | |
1196 | /* Returns the hw enabled state. */ | |
1197 | bool (*is_enabled)(struct drm_i915_private *dev_priv, | |
1198 | struct i915_power_well *power_well); | |
1199 | }; | |
1200 | ||
a38911a3 WX |
1201 | /* Power well structure for haswell */ |
1202 | struct i915_power_well { | |
c1ca727f | 1203 | const char *name; |
6f3ef5dd | 1204 | bool always_on; |
a38911a3 WX |
1205 | /* power well enable/disable usage count */ |
1206 | int count; | |
bfafe93a ID |
1207 | /* cached hw enabled state */ |
1208 | bool hw_enabled; | |
c1ca727f | 1209 | unsigned long domains; |
77961eb9 | 1210 | unsigned long data; |
c6cb582e | 1211 | const struct i915_power_well_ops *ops; |
a38911a3 WX |
1212 | }; |
1213 | ||
83c00f55 | 1214 | struct i915_power_domains { |
baa70707 ID |
1215 | /* |
1216 | * Power wells needed for initialization at driver init and suspend | |
1217 | * time are on. They are kept on until after the first modeset. | |
1218 | */ | |
1219 | bool init_power_on; | |
0d116a29 | 1220 | bool initializing; |
c1ca727f | 1221 | int power_well_count; |
baa70707 | 1222 | |
83c00f55 | 1223 | struct mutex lock; |
1da51581 | 1224 | int domain_use_count[POWER_DOMAIN_NUM]; |
c1ca727f | 1225 | struct i915_power_well *power_wells; |
83c00f55 ID |
1226 | }; |
1227 | ||
35a85ac6 | 1228 | #define MAX_L3_SLICES 2 |
a4da4fa4 | 1229 | struct intel_l3_parity { |
35a85ac6 | 1230 | u32 *remap_info[MAX_L3_SLICES]; |
a4da4fa4 | 1231 | struct work_struct error_work; |
35a85ac6 | 1232 | int which_slice; |
a4da4fa4 DV |
1233 | }; |
1234 | ||
4b5aed62 | 1235 | struct i915_gem_mm { |
4b5aed62 DV |
1236 | /** Memory allocator for GTT stolen memory */ |
1237 | struct drm_mm stolen; | |
4b5aed62 DV |
1238 | /** List of all objects in gtt_space. Used to restore gtt |
1239 | * mappings on resume */ | |
1240 | struct list_head bound_list; | |
1241 | /** | |
1242 | * List of objects which are not bound to the GTT (thus | |
1243 | * are idle and not used by the GPU) but still have | |
1244 | * (presumably uncached) pages still attached. | |
1245 | */ | |
1246 | struct list_head unbound_list; | |
1247 | ||
1248 | /** Usable portion of the GTT for GEM */ | |
1249 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
1250 | ||
4b5aed62 DV |
1251 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
1252 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
1253 | ||
2cfcd32a | 1254 | struct notifier_block oom_notifier; |
ceabbba5 | 1255 | struct shrinker shrinker; |
4b5aed62 DV |
1256 | bool shrinker_no_lock_stealing; |
1257 | ||
4b5aed62 DV |
1258 | /** LRU list of objects with fence regs on them. */ |
1259 | struct list_head fence_list; | |
1260 | ||
1261 | /** | |
1262 | * We leave the user IRQ off as much as possible, | |
1263 | * but this means that requests will finish and never | |
1264 | * be retired once the system goes idle. Set a timer to | |
1265 | * fire periodically while the ring is running. When it | |
1266 | * fires, go retire requests. | |
1267 | */ | |
1268 | struct delayed_work retire_work; | |
1269 | ||
b29c19b6 CW |
1270 | /** |
1271 | * When we detect an idle GPU, we want to turn on | |
1272 | * powersaving features. So once we see that there | |
1273 | * are no more requests outstanding and no more | |
1274 | * arrive within a small period of time, we fire | |
1275 | * off the idle_work. | |
1276 | */ | |
1277 | struct delayed_work idle_work; | |
1278 | ||
4b5aed62 DV |
1279 | /** |
1280 | * Are we in a non-interruptible section of code like | |
1281 | * modesetting? | |
1282 | */ | |
1283 | bool interruptible; | |
1284 | ||
f62a0076 CW |
1285 | /** |
1286 | * Is the GPU currently considered idle, or busy executing userspace | |
1287 | * requests? Whilst idle, we attempt to power down the hardware and | |
1288 | * display clocks. In order to reduce the effect on performance, there | |
1289 | * is a slight delay before we do so. | |
1290 | */ | |
1291 | bool busy; | |
1292 | ||
bdf1e7e3 DV |
1293 | /* the indicator for dispatch video commands on two BSD rings */ |
1294 | int bsd_ring_dispatch_index; | |
1295 | ||
4b5aed62 DV |
1296 | /** Bit 6 swizzling required for X tiling */ |
1297 | uint32_t bit_6_swizzle_x; | |
1298 | /** Bit 6 swizzling required for Y tiling */ | |
1299 | uint32_t bit_6_swizzle_y; | |
1300 | ||
4b5aed62 | 1301 | /* accounting, useful for userland debugging */ |
c20e8355 | 1302 | spinlock_t object_stat_lock; |
4b5aed62 DV |
1303 | size_t object_memory; |
1304 | u32 object_count; | |
1305 | }; | |
1306 | ||
edc3d884 | 1307 | struct drm_i915_error_state_buf { |
0a4cd7c8 | 1308 | struct drm_i915_private *i915; |
edc3d884 MK |
1309 | unsigned bytes; |
1310 | unsigned size; | |
1311 | int err; | |
1312 | u8 *buf; | |
1313 | loff_t start; | |
1314 | loff_t pos; | |
1315 | }; | |
1316 | ||
fc16b48b MK |
1317 | struct i915_error_state_file_priv { |
1318 | struct drm_device *dev; | |
1319 | struct drm_i915_error_state *error; | |
1320 | }; | |
1321 | ||
99584db3 DV |
1322 | struct i915_gpu_error { |
1323 | /* For hangcheck timer */ | |
1324 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
1325 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
be62acb4 MK |
1326 | /* Hang gpu twice in this window and your context gets banned */ |
1327 | #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000) | |
1328 | ||
737b1506 CW |
1329 | struct workqueue_struct *hangcheck_wq; |
1330 | struct delayed_work hangcheck_work; | |
99584db3 DV |
1331 | |
1332 | /* For reset and error_state handling. */ | |
1333 | spinlock_t lock; | |
1334 | /* Protected by the above dev->gpu_error.lock. */ | |
1335 | struct drm_i915_error_state *first_error; | |
094f9a54 CW |
1336 | |
1337 | unsigned long missed_irq_rings; | |
1338 | ||
1f83fee0 | 1339 | /** |
2ac0f450 | 1340 | * State variable controlling the reset flow and count |
1f83fee0 | 1341 | * |
2ac0f450 MK |
1342 | * This is a counter which gets incremented when reset is triggered, |
1343 | * and again when reset has been handled. So odd values (lowest bit set) | |
1344 | * means that reset is in progress and even values that | |
1345 | * (reset_counter >> 1):th reset was successfully completed. | |
1346 | * | |
1347 | * If reset is not completed succesfully, the I915_WEDGE bit is | |
1348 | * set meaning that hardware is terminally sour and there is no | |
1349 | * recovery. All waiters on the reset_queue will be woken when | |
1350 | * that happens. | |
1351 | * | |
1352 | * This counter is used by the wait_seqno code to notice that reset | |
1353 | * event happened and it needs to restart the entire ioctl (since most | |
1354 | * likely the seqno it waited for won't ever signal anytime soon). | |
f69061be DV |
1355 | * |
1356 | * This is important for lock-free wait paths, where no contended lock | |
1357 | * naturally enforces the correct ordering between the bail-out of the | |
1358 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
1359 | */ |
1360 | atomic_t reset_counter; | |
1361 | ||
1f83fee0 | 1362 | #define I915_RESET_IN_PROGRESS_FLAG 1 |
2ac0f450 | 1363 | #define I915_WEDGED (1 << 31) |
1f83fee0 DV |
1364 | |
1365 | /** | |
1366 | * Waitqueue to signal when the reset has completed. Used by clients | |
1367 | * that wait for dev_priv->mm.wedged to settle. | |
1368 | */ | |
1369 | wait_queue_head_t reset_queue; | |
33196ded | 1370 | |
88b4aa87 MK |
1371 | /* Userspace knobs for gpu hang simulation; |
1372 | * combines both a ring mask, and extra flags | |
1373 | */ | |
1374 | u32 stop_rings; | |
1375 | #define I915_STOP_RING_ALLOW_BAN (1 << 31) | |
1376 | #define I915_STOP_RING_ALLOW_WARN (1 << 30) | |
094f9a54 CW |
1377 | |
1378 | /* For missed irq/seqno simulation. */ | |
1379 | unsigned int test_irq_rings; | |
6689c167 MA |
1380 | |
1381 | /* Used to prevent gem_check_wedged returning -EAGAIN during gpu reset */ | |
1382 | bool reload_in_reset; | |
99584db3 DV |
1383 | }; |
1384 | ||
b8efb17b ZR |
1385 | enum modeset_restore { |
1386 | MODESET_ON_LID_OPEN, | |
1387 | MODESET_DONE, | |
1388 | MODESET_SUSPENDED, | |
1389 | }; | |
1390 | ||
6acab15a | 1391 | struct ddi_vbt_port_info { |
ce4dd49e DL |
1392 | /* |
1393 | * This is an index in the HDMI/DVI DDI buffer translation table. | |
1394 | * The special value HDMI_LEVEL_SHIFT_UNKNOWN means the VBT didn't | |
1395 | * populate this field. | |
1396 | */ | |
1397 | #define HDMI_LEVEL_SHIFT_UNKNOWN 0xff | |
6acab15a | 1398 | uint8_t hdmi_level_shift; |
311a2094 PZ |
1399 | |
1400 | uint8_t supports_dvi:1; | |
1401 | uint8_t supports_hdmi:1; | |
1402 | uint8_t supports_dp:1; | |
6acab15a PZ |
1403 | }; |
1404 | ||
bfd7ebda RV |
1405 | enum psr_lines_to_wait { |
1406 | PSR_0_LINES_TO_WAIT = 0, | |
1407 | PSR_1_LINE_TO_WAIT, | |
1408 | PSR_4_LINES_TO_WAIT, | |
1409 | PSR_8_LINES_TO_WAIT | |
83a7280e PB |
1410 | }; |
1411 | ||
41aa3448 RV |
1412 | struct intel_vbt_data { |
1413 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
1414 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
1415 | ||
1416 | /* Feature bits */ | |
1417 | unsigned int int_tv_support:1; | |
1418 | unsigned int lvds_dither:1; | |
1419 | unsigned int lvds_vbt:1; | |
1420 | unsigned int int_crt_support:1; | |
1421 | unsigned int lvds_use_ssc:1; | |
1422 | unsigned int display_clock_mode:1; | |
1423 | unsigned int fdi_rx_polarity_inverted:1; | |
3e6bd011 | 1424 | unsigned int has_mipi:1; |
41aa3448 RV |
1425 | int lvds_ssc_freq; |
1426 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
1427 | ||
83a7280e PB |
1428 | enum drrs_support_type drrs_type; |
1429 | ||
41aa3448 RV |
1430 | /* eDP */ |
1431 | int edp_rate; | |
1432 | int edp_lanes; | |
1433 | int edp_preemphasis; | |
1434 | int edp_vswing; | |
1435 | bool edp_initialized; | |
1436 | bool edp_support; | |
1437 | int edp_bpp; | |
1438 | struct edp_power_seq edp_pps; | |
1439 | ||
bfd7ebda RV |
1440 | struct { |
1441 | bool full_link; | |
1442 | bool require_aux_wakeup; | |
1443 | int idle_frames; | |
1444 | enum psr_lines_to_wait lines_to_wait; | |
1445 | int tp1_wakeup_time; | |
1446 | int tp2_tp3_wakeup_time; | |
1447 | } psr; | |
1448 | ||
f00076d2 JN |
1449 | struct { |
1450 | u16 pwm_freq_hz; | |
39fbc9c8 | 1451 | bool present; |
f00076d2 | 1452 | bool active_low_pwm; |
1de6068e | 1453 | u8 min_brightness; /* min_brightness/255 of max */ |
f00076d2 JN |
1454 | } backlight; |
1455 | ||
d17c5443 SK |
1456 | /* MIPI DSI */ |
1457 | struct { | |
3e6bd011 | 1458 | u16 port; |
d17c5443 | 1459 | u16 panel_id; |
d3b542fc SK |
1460 | struct mipi_config *config; |
1461 | struct mipi_pps_data *pps; | |
1462 | u8 seq_version; | |
1463 | u32 size; | |
1464 | u8 *data; | |
1465 | u8 *sequence[MIPI_SEQ_MAX]; | |
d17c5443 SK |
1466 | } dsi; |
1467 | ||
41aa3448 RV |
1468 | int crt_ddc_pin; |
1469 | ||
1470 | int child_dev_num; | |
768f69c9 | 1471 | union child_device_config *child_dev; |
6acab15a PZ |
1472 | |
1473 | struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS]; | |
41aa3448 RV |
1474 | }; |
1475 | ||
77c122bc VS |
1476 | enum intel_ddb_partitioning { |
1477 | INTEL_DDB_PART_1_2, | |
1478 | INTEL_DDB_PART_5_6, /* IVB+ */ | |
1479 | }; | |
1480 | ||
1fd527cc VS |
1481 | struct intel_wm_level { |
1482 | bool enable; | |
1483 | uint32_t pri_val; | |
1484 | uint32_t spr_val; | |
1485 | uint32_t cur_val; | |
1486 | uint32_t fbc_val; | |
1487 | }; | |
1488 | ||
820c1980 | 1489 | struct ilk_wm_values { |
609cedef VS |
1490 | uint32_t wm_pipe[3]; |
1491 | uint32_t wm_lp[3]; | |
1492 | uint32_t wm_lp_spr[3]; | |
1493 | uint32_t wm_linetime[3]; | |
1494 | bool enable_fbc_wm; | |
1495 | enum intel_ddb_partitioning partitioning; | |
1496 | }; | |
1497 | ||
0018fda1 | 1498 | struct vlv_wm_values { |
ae80152d VS |
1499 | struct { |
1500 | uint16_t primary; | |
1501 | uint16_t sprite[2]; | |
1502 | uint8_t cursor; | |
1503 | } pipe[3]; | |
1504 | ||
1505 | struct { | |
1506 | uint16_t plane; | |
1507 | uint8_t cursor; | |
1508 | } sr; | |
1509 | ||
0018fda1 VS |
1510 | struct { |
1511 | uint8_t cursor; | |
1512 | uint8_t sprite[2]; | |
1513 | uint8_t primary; | |
1514 | } ddl[3]; | |
1515 | }; | |
1516 | ||
c193924e | 1517 | struct skl_ddb_entry { |
16160e3d | 1518 | uint16_t start, end; /* in number of blocks, 'end' is exclusive */ |
c193924e DL |
1519 | }; |
1520 | ||
1521 | static inline uint16_t skl_ddb_entry_size(const struct skl_ddb_entry *entry) | |
1522 | { | |
16160e3d | 1523 | return entry->end - entry->start; |
c193924e DL |
1524 | } |
1525 | ||
08db6652 DL |
1526 | static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1, |
1527 | const struct skl_ddb_entry *e2) | |
1528 | { | |
1529 | if (e1->start == e2->start && e1->end == e2->end) | |
1530 | return true; | |
1531 | ||
1532 | return false; | |
1533 | } | |
1534 | ||
c193924e | 1535 | struct skl_ddb_allocation { |
34bb56af | 1536 | struct skl_ddb_entry pipe[I915_MAX_PIPES]; |
2cd601c6 CK |
1537 | struct skl_ddb_entry plane[I915_MAX_PIPES][I915_MAX_PLANES]; /* packed/uv */ |
1538 | struct skl_ddb_entry y_plane[I915_MAX_PIPES][I915_MAX_PLANES]; /* y-plane */ | |
c193924e DL |
1539 | struct skl_ddb_entry cursor[I915_MAX_PIPES]; |
1540 | }; | |
1541 | ||
2ac96d2a PB |
1542 | struct skl_wm_values { |
1543 | bool dirty[I915_MAX_PIPES]; | |
c193924e | 1544 | struct skl_ddb_allocation ddb; |
2ac96d2a PB |
1545 | uint32_t wm_linetime[I915_MAX_PIPES]; |
1546 | uint32_t plane[I915_MAX_PIPES][I915_MAX_PLANES][8]; | |
1547 | uint32_t cursor[I915_MAX_PIPES][8]; | |
1548 | uint32_t plane_trans[I915_MAX_PIPES][I915_MAX_PLANES]; | |
1549 | uint32_t cursor_trans[I915_MAX_PIPES]; | |
1550 | }; | |
1551 | ||
1552 | struct skl_wm_level { | |
1553 | bool plane_en[I915_MAX_PLANES]; | |
b99f58da | 1554 | bool cursor_en; |
2ac96d2a PB |
1555 | uint16_t plane_res_b[I915_MAX_PLANES]; |
1556 | uint8_t plane_res_l[I915_MAX_PLANES]; | |
2ac96d2a PB |
1557 | uint16_t cursor_res_b; |
1558 | uint8_t cursor_res_l; | |
1559 | }; | |
1560 | ||
c67a470b | 1561 | /* |
765dab67 PZ |
1562 | * This struct helps tracking the state needed for runtime PM, which puts the |
1563 | * device in PCI D3 state. Notice that when this happens, nothing on the | |
1564 | * graphics device works, even register access, so we don't get interrupts nor | |
1565 | * anything else. | |
c67a470b | 1566 | * |
765dab67 PZ |
1567 | * Every piece of our code that needs to actually touch the hardware needs to |
1568 | * either call intel_runtime_pm_get or call intel_display_power_get with the | |
1569 | * appropriate power domain. | |
a8a8bd54 | 1570 | * |
765dab67 PZ |
1571 | * Our driver uses the autosuspend delay feature, which means we'll only really |
1572 | * suspend if we stay with zero refcount for a certain amount of time. The | |
f458ebbc | 1573 | * default value is currently very conservative (see intel_runtime_pm_enable), but |
765dab67 | 1574 | * it can be changed with the standard runtime PM files from sysfs. |
c67a470b PZ |
1575 | * |
1576 | * The irqs_disabled variable becomes true exactly after we disable the IRQs and | |
1577 | * goes back to false exactly before we reenable the IRQs. We use this variable | |
1578 | * to check if someone is trying to enable/disable IRQs while they're supposed | |
1579 | * to be disabled. This shouldn't happen and we'll print some error messages in | |
730488b2 | 1580 | * case it happens. |
c67a470b | 1581 | * |
765dab67 | 1582 | * For more, read the Documentation/power/runtime_pm.txt. |
c67a470b | 1583 | */ |
5d584b2e PZ |
1584 | struct i915_runtime_pm { |
1585 | bool suspended; | |
2aeb7d3a | 1586 | bool irqs_enabled; |
c67a470b PZ |
1587 | }; |
1588 | ||
926321d5 DV |
1589 | enum intel_pipe_crc_source { |
1590 | INTEL_PIPE_CRC_SOURCE_NONE, | |
1591 | INTEL_PIPE_CRC_SOURCE_PLANE1, | |
1592 | INTEL_PIPE_CRC_SOURCE_PLANE2, | |
1593 | INTEL_PIPE_CRC_SOURCE_PF, | |
5b3a856b | 1594 | INTEL_PIPE_CRC_SOURCE_PIPE, |
3d099a05 DV |
1595 | /* TV/DP on pre-gen5/vlv can't use the pipe source. */ |
1596 | INTEL_PIPE_CRC_SOURCE_TV, | |
1597 | INTEL_PIPE_CRC_SOURCE_DP_B, | |
1598 | INTEL_PIPE_CRC_SOURCE_DP_C, | |
1599 | INTEL_PIPE_CRC_SOURCE_DP_D, | |
46a19188 | 1600 | INTEL_PIPE_CRC_SOURCE_AUTO, |
926321d5 DV |
1601 | INTEL_PIPE_CRC_SOURCE_MAX, |
1602 | }; | |
1603 | ||
8bf1e9f1 | 1604 | struct intel_pipe_crc_entry { |
ac2300d4 | 1605 | uint32_t frame; |
8bf1e9f1 SH |
1606 | uint32_t crc[5]; |
1607 | }; | |
1608 | ||
b2c88f5b | 1609 | #define INTEL_PIPE_CRC_ENTRIES_NR 128 |
8bf1e9f1 | 1610 | struct intel_pipe_crc { |
d538bbdf DL |
1611 | spinlock_t lock; |
1612 | bool opened; /* exclusive access to the result file */ | |
e5f75aca | 1613 | struct intel_pipe_crc_entry *entries; |
926321d5 | 1614 | enum intel_pipe_crc_source source; |
d538bbdf | 1615 | int head, tail; |
07144428 | 1616 | wait_queue_head_t wq; |
8bf1e9f1 SH |
1617 | }; |
1618 | ||
f99d7069 DV |
1619 | struct i915_frontbuffer_tracking { |
1620 | struct mutex lock; | |
1621 | ||
1622 | /* | |
1623 | * Tracking bits for delayed frontbuffer flushing du to gpu activity or | |
1624 | * scheduled flips. | |
1625 | */ | |
1626 | unsigned busy_bits; | |
1627 | unsigned flip_bits; | |
1628 | }; | |
1629 | ||
7225342a MK |
1630 | struct i915_wa_reg { |
1631 | u32 addr; | |
1632 | u32 value; | |
1633 | /* bitmask representing WA bits */ | |
1634 | u32 mask; | |
1635 | }; | |
1636 | ||
1637 | #define I915_MAX_WA_REGS 16 | |
1638 | ||
1639 | struct i915_workarounds { | |
1640 | struct i915_wa_reg reg[I915_MAX_WA_REGS]; | |
1641 | u32 count; | |
1642 | }; | |
1643 | ||
cf9d2890 YZ |
1644 | struct i915_virtual_gpu { |
1645 | bool active; | |
1646 | }; | |
1647 | ||
77fec556 | 1648 | struct drm_i915_private { |
f4c956ad | 1649 | struct drm_device *dev; |
efab6d8d | 1650 | struct kmem_cache *objects; |
e20d2ab7 | 1651 | struct kmem_cache *vmas; |
efab6d8d | 1652 | struct kmem_cache *requests; |
f4c956ad | 1653 | |
5c969aa7 | 1654 | const struct intel_device_info info; |
f4c956ad DV |
1655 | |
1656 | int relative_constants_mode; | |
1657 | ||
1658 | void __iomem *regs; | |
1659 | ||
907b28c5 | 1660 | struct intel_uncore uncore; |
f4c956ad | 1661 | |
cf9d2890 YZ |
1662 | struct i915_virtual_gpu vgpu; |
1663 | ||
eb805623 DV |
1664 | struct intel_csr csr; |
1665 | ||
1666 | /* Display CSR-related protection */ | |
1667 | struct mutex csr_lock; | |
1668 | ||
5ea6e5e3 | 1669 | struct intel_gmbus gmbus[GMBUS_NUM_PINS]; |
28c70f16 | 1670 | |
f4c956ad DV |
1671 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1672 | * controller on different i2c buses. */ | |
1673 | struct mutex gmbus_mutex; | |
1674 | ||
1675 | /** | |
1676 | * Base address of the gmbus and gpio block. | |
1677 | */ | |
1678 | uint32_t gpio_mmio_base; | |
1679 | ||
b6fdd0f2 SS |
1680 | /* MMIO base address for MIPI regs */ |
1681 | uint32_t mipi_mmio_base; | |
1682 | ||
28c70f16 DV |
1683 | wait_queue_head_t gmbus_wait_queue; |
1684 | ||
f4c956ad | 1685 | struct pci_dev *bridge_dev; |
a4872ba6 | 1686 | struct intel_engine_cs ring[I915_NUM_RINGS]; |
3e78998a | 1687 | struct drm_i915_gem_object *semaphore_obj; |
f72b3435 | 1688 | uint32_t last_seqno, next_seqno; |
f4c956ad | 1689 | |
ba8286fa | 1690 | struct drm_dma_handle *status_page_dmah; |
f4c956ad DV |
1691 | struct resource mch_res; |
1692 | ||
f4c956ad DV |
1693 | /* protects the irq masks */ |
1694 | spinlock_t irq_lock; | |
1695 | ||
84c33a64 SG |
1696 | /* protects the mmio flip data */ |
1697 | spinlock_t mmio_flip_lock; | |
1698 | ||
f8b79e58 ID |
1699 | bool display_irqs_enabled; |
1700 | ||
9ee32fea DV |
1701 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1702 | struct pm_qos_request pm_qos; | |
1703 | ||
a580516d VS |
1704 | /* Sideband mailbox protection */ |
1705 | struct mutex sb_lock; | |
f4c956ad DV |
1706 | |
1707 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
abd58f01 BW |
1708 | union { |
1709 | u32 irq_mask; | |
1710 | u32 de_irq_mask[I915_MAX_PIPES]; | |
1711 | }; | |
f4c956ad | 1712 | u32 gt_irq_mask; |
605cd25b | 1713 | u32 pm_irq_mask; |
a6706b45 | 1714 | u32 pm_rps_events; |
91d181dd | 1715 | u32 pipestat_irq_mask[I915_MAX_PIPES]; |
f4c956ad | 1716 | |
5fcece80 | 1717 | struct i915_hotplug hotplug; |
5c3fe8b0 | 1718 | struct i915_fbc fbc; |
439d7ac0 | 1719 | struct i915_drrs drrs; |
f4c956ad | 1720 | struct intel_opregion opregion; |
41aa3448 | 1721 | struct intel_vbt_data vbt; |
f4c956ad | 1722 | |
d9ceb816 JB |
1723 | bool preserve_bios_swizzle; |
1724 | ||
f4c956ad DV |
1725 | /* overlay */ |
1726 | struct intel_overlay *overlay; | |
f4c956ad | 1727 | |
58c68779 | 1728 | /* backlight registers and fields in struct intel_panel */ |
07f11d49 | 1729 | struct mutex backlight_lock; |
31ad8ec6 | 1730 | |
f4c956ad | 1731 | /* LVDS info */ |
f4c956ad DV |
1732 | bool no_aux_handshake; |
1733 | ||
e39b999a VS |
1734 | /* protects panel power sequencer state */ |
1735 | struct mutex pps_mutex; | |
1736 | ||
f4c956ad DV |
1737 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
1738 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
1739 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
1740 | ||
1741 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
5d96d8af | 1742 | unsigned int skl_boot_cdclk; |
164dfd28 | 1743 | unsigned int cdclk_freq; |
6bcda4f0 | 1744 | unsigned int hpll_freq; |
f4c956ad | 1745 | |
645416f5 DV |
1746 | /** |
1747 | * wq - Driver workqueue for GEM. | |
1748 | * | |
1749 | * NOTE: Work items scheduled here are not allowed to grab any modeset | |
1750 | * locks, for otherwise the flushing done in the pageflip code will | |
1751 | * result in deadlocks. | |
1752 | */ | |
f4c956ad DV |
1753 | struct workqueue_struct *wq; |
1754 | ||
1755 | /* Display functions */ | |
1756 | struct drm_i915_display_funcs display; | |
1757 | ||
1758 | /* PCH chipset type */ | |
1759 | enum intel_pch pch_type; | |
17a303ec | 1760 | unsigned short pch_id; |
f4c956ad DV |
1761 | |
1762 | unsigned long quirks; | |
1763 | ||
b8efb17b ZR |
1764 | enum modeset_restore modeset_restore; |
1765 | struct mutex modeset_restore_lock; | |
673a394b | 1766 | |
a7bbbd63 | 1767 | struct list_head vm_list; /* Global list of all address spaces */ |
0260c420 | 1768 | struct i915_gtt gtt; /* VM representing the global address space */ |
5d4545ae | 1769 | |
4b5aed62 | 1770 | struct i915_gem_mm mm; |
ad46cb53 CW |
1771 | DECLARE_HASHTABLE(mm_structs, 7); |
1772 | struct mutex mm_lock; | |
8781342d | 1773 | |
8781342d DV |
1774 | /* Kernel Modesetting */ |
1775 | ||
9b9d172d | 1776 | struct sdvo_device_mapping sdvo_mappings[2]; |
652c393a | 1777 | |
76c4ac04 DL |
1778 | struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES]; |
1779 | struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES]; | |
6b95a207 KH |
1780 | wait_queue_head_t pending_flip_queue; |
1781 | ||
c4597872 DV |
1782 | #ifdef CONFIG_DEBUG_FS |
1783 | struct intel_pipe_crc pipe_crc[I915_MAX_PIPES]; | |
1784 | #endif | |
1785 | ||
e72f9fbf DV |
1786 | int num_shared_dpll; |
1787 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
e4607fcf | 1788 | int dpio_phy_iosf_port[I915_NUM_PHYS_VLV]; |
ee7b9f93 | 1789 | |
7225342a | 1790 | struct i915_workarounds workarounds; |
888b5995 | 1791 | |
652c393a JB |
1792 | /* Reclocking support */ |
1793 | bool render_reclock_avail; | |
1794 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
1795 | /* indicates the reduced downclock for LVDS*/ |
1796 | int lvds_downclock; | |
f99d7069 DV |
1797 | |
1798 | struct i915_frontbuffer_tracking fb_tracking; | |
1799 | ||
652c393a | 1800 | u16 orig_clock; |
f97108d1 | 1801 | |
c4804411 | 1802 | bool mchbar_need_disable; |
f97108d1 | 1803 | |
a4da4fa4 DV |
1804 | struct intel_l3_parity l3_parity; |
1805 | ||
59124506 BW |
1806 | /* Cannot be determined by PCIID. You must always read a register. */ |
1807 | size_t ellc_size; | |
1808 | ||
c6a828d3 | 1809 | /* gen6+ rps state */ |
c85aa885 | 1810 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1811 | |
20e4d407 DV |
1812 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1813 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1814 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1815 | |
83c00f55 | 1816 | struct i915_power_domains power_domains; |
a38911a3 | 1817 | |
a031d709 | 1818 | struct i915_psr psr; |
3f51e471 | 1819 | |
99584db3 | 1820 | struct i915_gpu_error gpu_error; |
ae681d96 | 1821 | |
c9cddffc JB |
1822 | struct drm_i915_gem_object *vlv_pctx; |
1823 | ||
4520f53a | 1824 | #ifdef CONFIG_DRM_I915_FBDEV |
8be48d92 DA |
1825 | /* list of fbdev register on this device */ |
1826 | struct intel_fbdev *fbdev; | |
82e3b8c1 | 1827 | struct work_struct fbdev_suspend_work; |
4520f53a | 1828 | #endif |
e953fd7b CW |
1829 | |
1830 | struct drm_property *broadcast_rgb_property; | |
3f43c48d | 1831 | struct drm_property *force_audio_property; |
e3689190 | 1832 | |
58fddc28 ID |
1833 | /* hda/i915 audio component */ |
1834 | bool audio_component_registered; | |
1835 | ||
254f965c | 1836 | uint32_t hw_context_size; |
a33afea5 | 1837 | struct list_head context_list; |
f4c956ad | 1838 | |
3e68320e | 1839 | u32 fdi_rx_config; |
68d18ad7 | 1840 | |
70722468 VS |
1841 | u32 chv_phy_control; |
1842 | ||
842f1c8b | 1843 | u32 suspend_count; |
f4c956ad | 1844 | struct i915_suspend_saved_registers regfile; |
ddeea5b0 | 1845 | struct vlv_s0ix_state vlv_s0ix_state; |
231f42a4 | 1846 | |
53615a5e VS |
1847 | struct { |
1848 | /* | |
1849 | * Raw watermark latency values: | |
1850 | * in 0.1us units for WM0, | |
1851 | * in 0.5us units for WM1+. | |
1852 | */ | |
1853 | /* primary */ | |
1854 | uint16_t pri_latency[5]; | |
1855 | /* sprite */ | |
1856 | uint16_t spr_latency[5]; | |
1857 | /* cursor */ | |
1858 | uint16_t cur_latency[5]; | |
2af30a5c PB |
1859 | /* |
1860 | * Raw watermark memory latency values | |
1861 | * for SKL for all 8 levels | |
1862 | * in 1us units. | |
1863 | */ | |
1864 | uint16_t skl_latency[8]; | |
609cedef | 1865 | |
2d41c0b5 PB |
1866 | /* |
1867 | * The skl_wm_values structure is a bit too big for stack | |
1868 | * allocation, so we keep the staging struct where we store | |
1869 | * intermediate results here instead. | |
1870 | */ | |
1871 | struct skl_wm_values skl_results; | |
1872 | ||
609cedef | 1873 | /* current hardware state */ |
2d41c0b5 PB |
1874 | union { |
1875 | struct ilk_wm_values hw; | |
1876 | struct skl_wm_values skl_hw; | |
0018fda1 | 1877 | struct vlv_wm_values vlv; |
2d41c0b5 | 1878 | }; |
53615a5e VS |
1879 | } wm; |
1880 | ||
8a187455 PZ |
1881 | struct i915_runtime_pm pm; |
1882 | ||
a83014d3 OM |
1883 | /* Abstract the submission mechanism (legacy ringbuffer or execlists) away */ |
1884 | struct { | |
f3dc74c0 JH |
1885 | int (*execbuf_submit)(struct drm_device *dev, struct drm_file *file, |
1886 | struct intel_engine_cs *ring, | |
1887 | struct intel_context *ctx, | |
1888 | struct drm_i915_gem_execbuffer2 *args, | |
1889 | struct list_head *vmas, | |
1890 | struct drm_i915_gem_object *batch_obj, | |
1891 | u64 exec_start, u32 flags); | |
a83014d3 OM |
1892 | int (*init_rings)(struct drm_device *dev); |
1893 | void (*cleanup_ring)(struct intel_engine_cs *ring); | |
1894 | void (*stop_ring)(struct intel_engine_cs *ring); | |
1895 | } gt; | |
1896 | ||
9e458034 SJ |
1897 | bool edp_low_vswing; |
1898 | ||
bdf1e7e3 DV |
1899 | /* |
1900 | * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch | |
1901 | * will be rejected. Instead look for a better place. | |
1902 | */ | |
77fec556 | 1903 | }; |
1da177e4 | 1904 | |
2c1792a1 CW |
1905 | static inline struct drm_i915_private *to_i915(const struct drm_device *dev) |
1906 | { | |
1907 | return dev->dev_private; | |
1908 | } | |
1909 | ||
888d0d42 ID |
1910 | static inline struct drm_i915_private *dev_to_i915(struct device *dev) |
1911 | { | |
1912 | return to_i915(dev_get_drvdata(dev)); | |
1913 | } | |
1914 | ||
b4519513 CW |
1915 | /* Iterate over initialised rings */ |
1916 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
1917 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
1918 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
1919 | ||
b1d7e4b4 WF |
1920 | enum hdmi_force_audio { |
1921 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
1922 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
1923 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
1924 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
1925 | }; | |
1926 | ||
190d6cd5 | 1927 | #define I915_GTT_OFFSET_NONE ((u32)-1) |
ed2f3452 | 1928 | |
37e680a1 CW |
1929 | struct drm_i915_gem_object_ops { |
1930 | /* Interface between the GEM object and its backing storage. | |
1931 | * get_pages() is called once prior to the use of the associated set | |
1932 | * of pages before to binding them into the GTT, and put_pages() is | |
1933 | * called after we no longer need them. As we expect there to be | |
1934 | * associated cost with migrating pages between the backing storage | |
1935 | * and making them available for the GPU (e.g. clflush), we may hold | |
1936 | * onto the pages after they are no longer referenced by the GPU | |
1937 | * in case they may be used again shortly (for example migrating the | |
1938 | * pages to a different memory domain within the GTT). put_pages() | |
1939 | * will therefore most likely be called when the object itself is | |
1940 | * being released or under memory pressure (where we attempt to | |
1941 | * reap pages for the shrinker). | |
1942 | */ | |
1943 | int (*get_pages)(struct drm_i915_gem_object *); | |
1944 | void (*put_pages)(struct drm_i915_gem_object *); | |
5cc9ed4b CW |
1945 | int (*dmabuf_export)(struct drm_i915_gem_object *); |
1946 | void (*release)(struct drm_i915_gem_object *); | |
37e680a1 CW |
1947 | }; |
1948 | ||
a071fa00 DV |
1949 | /* |
1950 | * Frontbuffer tracking bits. Set in obj->frontbuffer_bits while a gem bo is | |
1951 | * considered to be the frontbuffer for the given plane interface-vise. This | |
1952 | * doesn't mean that the hw necessarily already scans it out, but that any | |
1953 | * rendering (by the cpu or gpu) will land in the frontbuffer eventually. | |
1954 | * | |
1955 | * We have one bit per pipe and per scanout plane type. | |
1956 | */ | |
1957 | #define INTEL_FRONTBUFFER_BITS_PER_PIPE 4 | |
1958 | #define INTEL_FRONTBUFFER_BITS \ | |
1959 | (INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES) | |
1960 | #define INTEL_FRONTBUFFER_PRIMARY(pipe) \ | |
1961 | (1 << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) | |
1962 | #define INTEL_FRONTBUFFER_CURSOR(pipe) \ | |
1963 | (1 << (1 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
1964 | #define INTEL_FRONTBUFFER_SPRITE(pipe) \ | |
1965 | (1 << (2 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
1966 | #define INTEL_FRONTBUFFER_OVERLAY(pipe) \ | |
1967 | (1 << (3 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
cc36513c DV |
1968 | #define INTEL_FRONTBUFFER_ALL_MASK(pipe) \ |
1969 | (0xf << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) | |
a071fa00 | 1970 | |
673a394b | 1971 | struct drm_i915_gem_object { |
c397b908 | 1972 | struct drm_gem_object base; |
673a394b | 1973 | |
37e680a1 CW |
1974 | const struct drm_i915_gem_object_ops *ops; |
1975 | ||
2f633156 BW |
1976 | /** List of VMAs backed by this object */ |
1977 | struct list_head vma_list; | |
1978 | ||
c1ad11fc CW |
1979 | /** Stolen memory for this object, instead of being backed by shmem. */ |
1980 | struct drm_mm_node *stolen; | |
35c20a60 | 1981 | struct list_head global_list; |
673a394b | 1982 | |
b4716185 | 1983 | struct list_head ring_list[I915_NUM_RINGS]; |
b25cb2f8 BW |
1984 | /** Used in execbuf to temporarily hold a ref */ |
1985 | struct list_head obj_exec_link; | |
673a394b | 1986 | |
8d9d5744 | 1987 | struct list_head batch_pool_link; |
493018dc | 1988 | |
673a394b | 1989 | /** |
65ce3027 CW |
1990 | * This is set if the object is on the active lists (has pending |
1991 | * rendering and so a non-zero seqno), and is not set if it i s on | |
1992 | * inactive (ready to be unbound) list. | |
673a394b | 1993 | */ |
b4716185 | 1994 | unsigned int active:I915_NUM_RINGS; |
673a394b EA |
1995 | |
1996 | /** | |
1997 | * This is set if the object has been written to since last bound | |
1998 | * to the GTT | |
1999 | */ | |
0206e353 | 2000 | unsigned int dirty:1; |
778c3544 DV |
2001 | |
2002 | /** | |
2003 | * Fence register bits (if any) for this object. Will be set | |
2004 | * as needed when mapped into the GTT. | |
2005 | * Protected by dev->struct_mutex. | |
778c3544 | 2006 | */ |
4b9de737 | 2007 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 2008 | |
778c3544 DV |
2009 | /** |
2010 | * Advice: are the backing pages purgeable? | |
2011 | */ | |
0206e353 | 2012 | unsigned int madv:2; |
778c3544 | 2013 | |
778c3544 DV |
2014 | /** |
2015 | * Current tiling mode for the object. | |
2016 | */ | |
0206e353 | 2017 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
2018 | /** |
2019 | * Whether the tiling parameters for the currently associated fence | |
2020 | * register have changed. Note that for the purposes of tracking | |
2021 | * tiling changes we also treat the unfenced register, the register | |
2022 | * slot that the object occupies whilst it executes a fenced | |
2023 | * command (such as BLT on gen2/3), as a "fence". | |
2024 | */ | |
2025 | unsigned int fence_dirty:1; | |
778c3544 | 2026 | |
75e9e915 DV |
2027 | /** |
2028 | * Is the object at the current location in the gtt mappable and | |
2029 | * fenceable? Used to avoid costly recalculations. | |
2030 | */ | |
0206e353 | 2031 | unsigned int map_and_fenceable:1; |
75e9e915 | 2032 | |
fb7d516a DV |
2033 | /** |
2034 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
2035 | * mappable by accident). Track pin and fault separate for a more | |
2036 | * accurate mappable working set. | |
2037 | */ | |
0206e353 | 2038 | unsigned int fault_mappable:1; |
fb7d516a | 2039 | |
24f3a8cf AG |
2040 | /* |
2041 | * Is the object to be mapped as read-only to the GPU | |
2042 | * Only honoured if hardware has relevant pte bit | |
2043 | */ | |
2044 | unsigned long gt_ro:1; | |
651d794f | 2045 | unsigned int cache_level:3; |
0f71979a | 2046 | unsigned int cache_dirty:1; |
93dfb40c | 2047 | |
9da3da66 | 2048 | unsigned int has_dma_mapping:1; |
7bddb01f | 2049 | |
a071fa00 DV |
2050 | unsigned int frontbuffer_bits:INTEL_FRONTBUFFER_BITS; |
2051 | ||
8a0c39b1 TU |
2052 | unsigned int pin_display; |
2053 | ||
9da3da66 | 2054 | struct sg_table *pages; |
a5570178 | 2055 | int pages_pin_count; |
ee286370 CW |
2056 | struct get_page { |
2057 | struct scatterlist *sg; | |
2058 | int last; | |
2059 | } get_page; | |
673a394b | 2060 | |
1286ff73 | 2061 | /* prime dma-buf support */ |
9a70cc2a DA |
2062 | void *dma_buf_vmapping; |
2063 | int vmapping_count; | |
2064 | ||
b4716185 CW |
2065 | /** Breadcrumb of last rendering to the buffer. |
2066 | * There can only be one writer, but we allow for multiple readers. | |
2067 | * If there is a writer that necessarily implies that all other | |
2068 | * read requests are complete - but we may only be lazily clearing | |
2069 | * the read requests. A read request is naturally the most recent | |
2070 | * request on a ring, so we may have two different write and read | |
2071 | * requests on one ring where the write request is older than the | |
2072 | * read request. This allows for the CPU to read from an active | |
2073 | * buffer by only waiting for the write to complete. | |
2074 | * */ | |
2075 | struct drm_i915_gem_request *last_read_req[I915_NUM_RINGS]; | |
97b2a6a1 | 2076 | struct drm_i915_gem_request *last_write_req; |
caea7476 | 2077 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
97b2a6a1 | 2078 | struct drm_i915_gem_request *last_fenced_req; |
673a394b | 2079 | |
778c3544 | 2080 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 2081 | uint32_t stride; |
673a394b | 2082 | |
80075d49 DV |
2083 | /** References from framebuffers, locks out tiling changes. */ |
2084 | unsigned long framebuffer_references; | |
2085 | ||
280b713b | 2086 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 2087 | unsigned long *bit_17; |
280b713b | 2088 | |
5cc9ed4b | 2089 | union { |
6a2c4232 CW |
2090 | /** for phy allocated objects */ |
2091 | struct drm_dma_handle *phys_handle; | |
2092 | ||
5cc9ed4b CW |
2093 | struct i915_gem_userptr { |
2094 | uintptr_t ptr; | |
2095 | unsigned read_only :1; | |
2096 | unsigned workers :4; | |
2097 | #define I915_GEM_USERPTR_MAX_WORKERS 15 | |
2098 | ||
ad46cb53 CW |
2099 | struct i915_mm_struct *mm; |
2100 | struct i915_mmu_object *mmu_object; | |
5cc9ed4b CW |
2101 | struct work_struct *work; |
2102 | } userptr; | |
2103 | }; | |
2104 | }; | |
62b8b215 | 2105 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 2106 | |
a071fa00 DV |
2107 | void i915_gem_track_fb(struct drm_i915_gem_object *old, |
2108 | struct drm_i915_gem_object *new, | |
2109 | unsigned frontbuffer_bits); | |
2110 | ||
673a394b EA |
2111 | /** |
2112 | * Request queue structure. | |
2113 | * | |
2114 | * The request queue allows us to note sequence numbers that have been emitted | |
2115 | * and may be associated with active buffers to be retired. | |
2116 | * | |
97b2a6a1 JH |
2117 | * By keeping this list, we can avoid having to do questionable sequence |
2118 | * number comparisons on buffer last_read|write_seqno. It also allows an | |
2119 | * emission time to be associated with the request for tracking how far ahead | |
2120 | * of the GPU the submission is. | |
b3a38998 NH |
2121 | * |
2122 | * The requests are reference counted, so upon creation they should have an | |
2123 | * initial reference taken using kref_init | |
673a394b EA |
2124 | */ |
2125 | struct drm_i915_gem_request { | |
abfe262a JH |
2126 | struct kref ref; |
2127 | ||
852835f3 | 2128 | /** On Which ring this request was generated */ |
efab6d8d | 2129 | struct drm_i915_private *i915; |
a4872ba6 | 2130 | struct intel_engine_cs *ring; |
852835f3 | 2131 | |
673a394b EA |
2132 | /** GEM sequence number associated with this request. */ |
2133 | uint32_t seqno; | |
2134 | ||
7d736f4f MK |
2135 | /** Position in the ringbuffer of the start of the request */ |
2136 | u32 head; | |
2137 | ||
72f95afa NH |
2138 | /** |
2139 | * Position in the ringbuffer of the start of the postfix. | |
2140 | * This is required to calculate the maximum available ringbuffer | |
2141 | * space without overwriting the postfix. | |
2142 | */ | |
2143 | u32 postfix; | |
2144 | ||
2145 | /** Position in the ringbuffer of the end of the whole request */ | |
a71d8d94 CW |
2146 | u32 tail; |
2147 | ||
b3a38998 | 2148 | /** |
a8c6ecb3 | 2149 | * Context and ring buffer related to this request |
b3a38998 NH |
2150 | * Contexts are refcounted, so when this request is associated with a |
2151 | * context, we must increment the context's refcount, to guarantee that | |
2152 | * it persists while any request is linked to it. Requests themselves | |
2153 | * are also refcounted, so the request will only be freed when the last | |
2154 | * reference to it is dismissed, and the code in | |
2155 | * i915_gem_request_free() will then decrement the refcount on the | |
2156 | * context. | |
2157 | */ | |
273497e5 | 2158 | struct intel_context *ctx; |
98e1bd4a | 2159 | struct intel_ringbuffer *ringbuf; |
0e50e96b | 2160 | |
7d736f4f MK |
2161 | /** Batch buffer related to this request if any */ |
2162 | struct drm_i915_gem_object *batch_obj; | |
2163 | ||
673a394b EA |
2164 | /** Time at which this request was emitted, in jiffies. */ |
2165 | unsigned long emitted_jiffies; | |
2166 | ||
b962442e | 2167 | /** global list entry for this request */ |
673a394b | 2168 | struct list_head list; |
b962442e | 2169 | |
f787a5f5 | 2170 | struct drm_i915_file_private *file_priv; |
b962442e EA |
2171 | /** file_priv list entry for this request */ |
2172 | struct list_head client_list; | |
67e2937b | 2173 | |
071c92de MK |
2174 | /** process identifier submitting this request */ |
2175 | struct pid *pid; | |
2176 | ||
6d3d8274 NH |
2177 | /** |
2178 | * The ELSP only accepts two elements at a time, so we queue | |
2179 | * context/tail pairs on a given queue (ring->execlist_queue) until the | |
2180 | * hardware is available. The queue serves a double purpose: we also use | |
2181 | * it to keep track of the up to 2 contexts currently in the hardware | |
2182 | * (usually one in execution and the other queued up by the GPU): We | |
2183 | * only remove elements from the head of the queue when the hardware | |
2184 | * informs us that an element has been completed. | |
2185 | * | |
2186 | * All accesses to the queue are mediated by a spinlock | |
2187 | * (ring->execlist_lock). | |
2188 | */ | |
2189 | ||
2190 | /** Execlist link in the submission queue.*/ | |
2191 | struct list_head execlist_link; | |
2192 | ||
2193 | /** Execlists no. of times this request has been sent to the ELSP */ | |
2194 | int elsp_submitted; | |
2195 | ||
673a394b EA |
2196 | }; |
2197 | ||
6689cb2b JH |
2198 | int i915_gem_request_alloc(struct intel_engine_cs *ring, |
2199 | struct intel_context *ctx); | |
abfe262a JH |
2200 | void i915_gem_request_free(struct kref *req_ref); |
2201 | ||
b793a00a JH |
2202 | static inline uint32_t |
2203 | i915_gem_request_get_seqno(struct drm_i915_gem_request *req) | |
2204 | { | |
2205 | return req ? req->seqno : 0; | |
2206 | } | |
2207 | ||
2208 | static inline struct intel_engine_cs * | |
2209 | i915_gem_request_get_ring(struct drm_i915_gem_request *req) | |
2210 | { | |
2211 | return req ? req->ring : NULL; | |
2212 | } | |
2213 | ||
b2cfe0ab | 2214 | static inline struct drm_i915_gem_request * |
abfe262a JH |
2215 | i915_gem_request_reference(struct drm_i915_gem_request *req) |
2216 | { | |
b2cfe0ab CW |
2217 | if (req) |
2218 | kref_get(&req->ref); | |
2219 | return req; | |
abfe262a JH |
2220 | } |
2221 | ||
2222 | static inline void | |
2223 | i915_gem_request_unreference(struct drm_i915_gem_request *req) | |
2224 | { | |
f245860e | 2225 | WARN_ON(!mutex_is_locked(&req->ring->dev->struct_mutex)); |
abfe262a JH |
2226 | kref_put(&req->ref, i915_gem_request_free); |
2227 | } | |
2228 | ||
41037f9f CW |
2229 | static inline void |
2230 | i915_gem_request_unreference__unlocked(struct drm_i915_gem_request *req) | |
2231 | { | |
b833bb61 ML |
2232 | struct drm_device *dev; |
2233 | ||
2234 | if (!req) | |
2235 | return; | |
41037f9f | 2236 | |
b833bb61 ML |
2237 | dev = req->ring->dev; |
2238 | if (kref_put_mutex(&req->ref, i915_gem_request_free, &dev->struct_mutex)) | |
41037f9f | 2239 | mutex_unlock(&dev->struct_mutex); |
41037f9f CW |
2240 | } |
2241 | ||
abfe262a JH |
2242 | static inline void i915_gem_request_assign(struct drm_i915_gem_request **pdst, |
2243 | struct drm_i915_gem_request *src) | |
2244 | { | |
2245 | if (src) | |
2246 | i915_gem_request_reference(src); | |
2247 | ||
2248 | if (*pdst) | |
2249 | i915_gem_request_unreference(*pdst); | |
2250 | ||
2251 | *pdst = src; | |
2252 | } | |
2253 | ||
1b5a433a JH |
2254 | /* |
2255 | * XXX: i915_gem_request_completed should be here but currently needs the | |
2256 | * definition of i915_seqno_passed() which is below. It will be moved in | |
2257 | * a later patch when the call to i915_seqno_passed() is obsoleted... | |
2258 | */ | |
2259 | ||
351e3db2 BV |
2260 | /* |
2261 | * A command that requires special handling by the command parser. | |
2262 | */ | |
2263 | struct drm_i915_cmd_descriptor { | |
2264 | /* | |
2265 | * Flags describing how the command parser processes the command. | |
2266 | * | |
2267 | * CMD_DESC_FIXED: The command has a fixed length if this is set, | |
2268 | * a length mask if not set | |
2269 | * CMD_DESC_SKIP: The command is allowed but does not follow the | |
2270 | * standard length encoding for the opcode range in | |
2271 | * which it falls | |
2272 | * CMD_DESC_REJECT: The command is never allowed | |
2273 | * CMD_DESC_REGISTER: The command should be checked against the | |
2274 | * register whitelist for the appropriate ring | |
2275 | * CMD_DESC_MASTER: The command is allowed if the submitting process | |
2276 | * is the DRM master | |
2277 | */ | |
2278 | u32 flags; | |
2279 | #define CMD_DESC_FIXED (1<<0) | |
2280 | #define CMD_DESC_SKIP (1<<1) | |
2281 | #define CMD_DESC_REJECT (1<<2) | |
2282 | #define CMD_DESC_REGISTER (1<<3) | |
2283 | #define CMD_DESC_BITMASK (1<<4) | |
2284 | #define CMD_DESC_MASTER (1<<5) | |
2285 | ||
2286 | /* | |
2287 | * The command's unique identification bits and the bitmask to get them. | |
2288 | * This isn't strictly the opcode field as defined in the spec and may | |
2289 | * also include type, subtype, and/or subop fields. | |
2290 | */ | |
2291 | struct { | |
2292 | u32 value; | |
2293 | u32 mask; | |
2294 | } cmd; | |
2295 | ||
2296 | /* | |
2297 | * The command's length. The command is either fixed length (i.e. does | |
2298 | * not include a length field) or has a length field mask. The flag | |
2299 | * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has | |
2300 | * a length mask. All command entries in a command table must include | |
2301 | * length information. | |
2302 | */ | |
2303 | union { | |
2304 | u32 fixed; | |
2305 | u32 mask; | |
2306 | } length; | |
2307 | ||
2308 | /* | |
2309 | * Describes where to find a register address in the command to check | |
2310 | * against the ring's register whitelist. Only valid if flags has the | |
2311 | * CMD_DESC_REGISTER bit set. | |
2312 | */ | |
2313 | struct { | |
2314 | u32 offset; | |
2315 | u32 mask; | |
2316 | } reg; | |
2317 | ||
2318 | #define MAX_CMD_DESC_BITMASKS 3 | |
2319 | /* | |
2320 | * Describes command checks where a particular dword is masked and | |
2321 | * compared against an expected value. If the command does not match | |
2322 | * the expected value, the parser rejects it. Only valid if flags has | |
2323 | * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero | |
2324 | * are valid. | |
d4d48035 BV |
2325 | * |
2326 | * If the check specifies a non-zero condition_mask then the parser | |
2327 | * only performs the check when the bits specified by condition_mask | |
2328 | * are non-zero. | |
351e3db2 BV |
2329 | */ |
2330 | struct { | |
2331 | u32 offset; | |
2332 | u32 mask; | |
2333 | u32 expected; | |
d4d48035 BV |
2334 | u32 condition_offset; |
2335 | u32 condition_mask; | |
351e3db2 BV |
2336 | } bits[MAX_CMD_DESC_BITMASKS]; |
2337 | }; | |
2338 | ||
2339 | /* | |
2340 | * A table of commands requiring special handling by the command parser. | |
2341 | * | |
2342 | * Each ring has an array of tables. Each table consists of an array of command | |
2343 | * descriptors, which must be sorted with command opcodes in ascending order. | |
2344 | */ | |
2345 | struct drm_i915_cmd_table { | |
2346 | const struct drm_i915_cmd_descriptor *table; | |
2347 | int count; | |
2348 | }; | |
2349 | ||
dbbe9127 | 2350 | /* Note that the (struct drm_i915_private *) cast is just to shut up gcc. */ |
7312e2dd CW |
2351 | #define __I915__(p) ({ \ |
2352 | struct drm_i915_private *__p; \ | |
2353 | if (__builtin_types_compatible_p(typeof(*p), struct drm_i915_private)) \ | |
2354 | __p = (struct drm_i915_private *)p; \ | |
2355 | else if (__builtin_types_compatible_p(typeof(*p), struct drm_device)) \ | |
2356 | __p = to_i915((struct drm_device *)p); \ | |
2357 | else \ | |
2358 | BUILD_BUG(); \ | |
2359 | __p; \ | |
2360 | }) | |
dbbe9127 | 2361 | #define INTEL_INFO(p) (&__I915__(p)->info) |
87f1f465 | 2362 | #define INTEL_DEVID(p) (INTEL_INFO(p)->device_id) |
e90a21d4 | 2363 | #define INTEL_REVID(p) (__I915__(p)->dev->pdev->revision) |
cae5852d | 2364 | |
87f1f465 CW |
2365 | #define IS_I830(dev) (INTEL_DEVID(dev) == 0x3577) |
2366 | #define IS_845G(dev) (INTEL_DEVID(dev) == 0x2562) | |
cae5852d | 2367 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
87f1f465 | 2368 | #define IS_I865G(dev) (INTEL_DEVID(dev) == 0x2572) |
cae5852d | 2369 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
87f1f465 CW |
2370 | #define IS_I915GM(dev) (INTEL_DEVID(dev) == 0x2592) |
2371 | #define IS_I945G(dev) (INTEL_DEVID(dev) == 0x2772) | |
cae5852d ZN |
2372 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
2373 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
2374 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
87f1f465 | 2375 | #define IS_GM45(dev) (INTEL_DEVID(dev) == 0x2A42) |
cae5852d | 2376 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) |
87f1f465 CW |
2377 | #define IS_PINEVIEW_G(dev) (INTEL_DEVID(dev) == 0xa001) |
2378 | #define IS_PINEVIEW_M(dev) (INTEL_DEVID(dev) == 0xa011) | |
cae5852d ZN |
2379 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
2380 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
87f1f465 | 2381 | #define IS_IRONLAKE_M(dev) (INTEL_DEVID(dev) == 0x0046) |
4b65177b | 2382 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
87f1f465 CW |
2383 | #define IS_IVB_GT1(dev) (INTEL_DEVID(dev) == 0x0156 || \ |
2384 | INTEL_DEVID(dev) == 0x0152 || \ | |
2385 | INTEL_DEVID(dev) == 0x015a) | |
70a3eb7a | 2386 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
6df4027b | 2387 | #define IS_CHERRYVIEW(dev) (INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev)) |
4cae9ae0 | 2388 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
8179f1f0 | 2389 | #define IS_BROADWELL(dev) (!INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev)) |
7201c0b3 | 2390 | #define IS_SKYLAKE(dev) (INTEL_INFO(dev)->is_skylake) |
1feed885 | 2391 | #define IS_BROXTON(dev) (!INTEL_INFO(dev)->is_skylake && IS_GEN9(dev)) |
cae5852d | 2392 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
ed1c9e2c | 2393 | #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2394 | (INTEL_DEVID(dev) & 0xFF00) == 0x0C00) |
5dd8c4c3 | 2395 | #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \ |
6b96d705 | 2396 | ((INTEL_DEVID(dev) & 0xf) == 0x6 || \ |
0dc6f20b | 2397 | (INTEL_DEVID(dev) & 0xf) == 0xb || \ |
87f1f465 | 2398 | (INTEL_DEVID(dev) & 0xf) == 0xe)) |
a0fcbd95 RV |
2399 | #define IS_BDW_GT3(dev) (IS_BROADWELL(dev) && \ |
2400 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) | |
5dd8c4c3 | 2401 | #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2402 | (INTEL_DEVID(dev) & 0xFF00) == 0x0A00) |
9435373e | 2403 | #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2404 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) |
9bbfd20a | 2405 | /* ULX machines are also considered ULT. */ |
87f1f465 CW |
2406 | #define IS_HSW_ULX(dev) (INTEL_DEVID(dev) == 0x0A0E || \ |
2407 | INTEL_DEVID(dev) == 0x0A1E) | |
b833d685 | 2408 | #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary) |
cae5852d | 2409 | |
e90a21d4 HN |
2410 | #define SKL_REVID_A0 (0x0) |
2411 | #define SKL_REVID_B0 (0x1) | |
2412 | #define SKL_REVID_C0 (0x2) | |
2413 | #define SKL_REVID_D0 (0x3) | |
8bc0ccf6 | 2414 | #define SKL_REVID_E0 (0x4) |
b88baa2a | 2415 | #define SKL_REVID_F0 (0x5) |
e90a21d4 | 2416 | |
6c74c87f NH |
2417 | #define BXT_REVID_A0 (0x0) |
2418 | #define BXT_REVID_B0 (0x3) | |
2419 | #define BXT_REVID_C0 (0x6) | |
2420 | ||
85436696 JB |
2421 | /* |
2422 | * The genX designation typically refers to the render engine, so render | |
2423 | * capability related checks should use IS_GEN, while display and other checks | |
2424 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
2425 | * chips, etc.). | |
2426 | */ | |
cae5852d ZN |
2427 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
2428 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
2429 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
2430 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
2431 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 2432 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
d2980845 | 2433 | #define IS_GEN8(dev) (INTEL_INFO(dev)->gen == 8) |
b71252dc | 2434 | #define IS_GEN9(dev) (INTEL_INFO(dev)->gen == 9) |
cae5852d | 2435 | |
73ae478c BW |
2436 | #define RENDER_RING (1<<RCS) |
2437 | #define BSD_RING (1<<VCS) | |
2438 | #define BLT_RING (1<<BCS) | |
2439 | #define VEBOX_RING (1<<VECS) | |
845f74a7 | 2440 | #define BSD2_RING (1<<VCS2) |
63c42e56 | 2441 | #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING) |
845f74a7 | 2442 | #define HAS_BSD2(dev) (INTEL_INFO(dev)->ring_mask & BSD2_RING) |
63c42e56 BW |
2443 | #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING) |
2444 | #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING) | |
2445 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) | |
2446 | #define HAS_WT(dev) ((IS_HASWELL(dev) || IS_BROADWELL(dev)) && \ | |
f2fbc690 | 2447 | __I915__(dev)->ellc_size) |
cae5852d ZN |
2448 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
2449 | ||
254f965c | 2450 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
d7f621e5 | 2451 | #define HAS_LOGICAL_RING_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 8) |
692ef70c JB |
2452 | #define USES_PPGTT(dev) (i915.enable_ppgtt) |
2453 | #define USES_FULL_PPGTT(dev) (i915.enable_ppgtt == 2) | |
1d2a314c | 2454 | |
05394f39 | 2455 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
2456 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
2457 | ||
b45305fc DV |
2458 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
2459 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
4e6b788c DV |
2460 | /* |
2461 | * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts | |
2462 | * even when in MSI mode. This results in spurious interrupt warnings if the | |
2463 | * legacy irq no. is shared with another device. The kernel then disables that | |
2464 | * interrupt source and so prevents the other device from working properly. | |
2465 | */ | |
2466 | #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
2467 | #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
b45305fc | 2468 | |
cae5852d ZN |
2469 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
2470 | * rows, which changed the alignment requirements and fence programming. | |
2471 | */ | |
2472 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
2473 | IS_I915GM(dev))) | |
2474 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
2475 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
2476 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
cae5852d ZN |
2477 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
2478 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
cae5852d ZN |
2479 | |
2480 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
2481 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
3a77c4c4 | 2482 | #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) |
cae5852d | 2483 | |
dbf7786e | 2484 | #define HAS_IPS(dev) (IS_HSW_ULT(dev) || IS_BROADWELL(dev)) |
f5adf94e | 2485 | |
0c9b3715 JN |
2486 | #define HAS_DP_MST(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \ |
2487 | INTEL_INFO(dev)->gen >= 9) | |
2488 | ||
dd93be58 | 2489 | #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi) |
30568c45 | 2490 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
b32c6f48 | 2491 | #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \ |
e3d99845 SJ |
2492 | IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev) || \ |
2493 | IS_SKYLAKE(dev)) | |
6157d3c8 | 2494 | #define HAS_RUNTIME_PM(dev) (IS_GEN6(dev) || IS_HASWELL(dev) || \ |
00776511 SS |
2495 | IS_BROADWELL(dev) || IS_VALLEYVIEW(dev) || \ |
2496 | IS_SKYLAKE(dev)) | |
58abf1da RV |
2497 | #define HAS_RC6(dev) (INTEL_INFO(dev)->gen >= 6) |
2498 | #define HAS_RC6p(dev) (INTEL_INFO(dev)->gen == 6 || IS_IVYBRIDGE(dev)) | |
affa9354 | 2499 | |
eb805623 DV |
2500 | #define HAS_CSR(dev) (IS_SKYLAKE(dev)) |
2501 | ||
17a303ec PZ |
2502 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
2503 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
2504 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
2505 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
2506 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
2507 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
e7e7ea20 S |
2508 | #define INTEL_PCH_SPT_DEVICE_ID_TYPE 0xA100 |
2509 | #define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE 0x9D00 | |
17a303ec | 2510 | |
f2fbc690 | 2511 | #define INTEL_PCH_TYPE(dev) (__I915__(dev)->pch_type) |
e7e7ea20 | 2512 | #define HAS_PCH_SPT(dev) (INTEL_PCH_TYPE(dev) == PCH_SPT) |
eb877ebf | 2513 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
2514 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
2515 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
40c7ead9 | 2516 | #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP) |
45e6e3a1 | 2517 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 2518 | |
5fafe292 SJ |
2519 | #define HAS_GMCH_DISPLAY(dev) (INTEL_INFO(dev)->gen < 5 || IS_VALLEYVIEW(dev)) |
2520 | ||
040d2baa BW |
2521 | /* DPF == dynamic parity feature */ |
2522 | #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
2523 | #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev)) | |
e1ef7cc2 | 2524 | |
c8735b0c | 2525 | #define GT_FREQUENCY_MULTIPLIER 50 |
de43ae9d | 2526 | #define GEN9_FREQ_SCALER 3 |
c8735b0c | 2527 | |
05394f39 CW |
2528 | #include "i915_trace.h" |
2529 | ||
baa70943 | 2530 | extern const struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 DA |
2531 | extern int i915_max_ioctl; |
2532 | ||
fc49b3da ID |
2533 | extern int i915_suspend_legacy(struct drm_device *dev, pm_message_t state); |
2534 | extern int i915_resume_legacy(struct drm_device *dev); | |
7c1c2871 | 2535 | |
d330a953 JN |
2536 | /* i915_params.c */ |
2537 | struct i915_params { | |
2538 | int modeset; | |
2539 | int panel_ignore_lid; | |
d330a953 JN |
2540 | int semaphores; |
2541 | unsigned int lvds_downclock; | |
2542 | int lvds_channel_mode; | |
2543 | int panel_use_ssc; | |
2544 | int vbt_sdvo_panel_type; | |
2545 | int enable_rc6; | |
2546 | int enable_fbc; | |
d330a953 | 2547 | int enable_ppgtt; |
127f1003 | 2548 | int enable_execlists; |
d330a953 JN |
2549 | int enable_psr; |
2550 | unsigned int preliminary_hw_support; | |
2551 | int disable_power_well; | |
2552 | int enable_ips; | |
e5aa6541 | 2553 | int invert_brightness; |
351e3db2 | 2554 | int enable_cmd_parser; |
e5aa6541 DL |
2555 | /* leave bools at the end to not create holes */ |
2556 | bool enable_hangcheck; | |
2557 | bool fastboot; | |
d330a953 | 2558 | bool prefault_disable; |
5bedeb2d | 2559 | bool load_detect_test; |
d330a953 | 2560 | bool reset; |
a0bae57f | 2561 | bool disable_display; |
7a10dfa6 | 2562 | bool disable_vtd_wa; |
84c33a64 | 2563 | int use_mmio_flip; |
48572edd | 2564 | int mmio_debug; |
e2c719b7 | 2565 | bool verbose_state_checks; |
b2e7723b | 2566 | bool nuclear_pageflip; |
9e458034 | 2567 | int edp_vswing; |
d330a953 JN |
2568 | }; |
2569 | extern struct i915_params i915 __read_mostly; | |
2570 | ||
1da177e4 | 2571 | /* i915_dma.c */ |
22eae947 | 2572 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 2573 | extern int i915_driver_unload(struct drm_device *); |
2885f6ac | 2574 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file); |
84b1fd10 | 2575 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac | 2576 | extern void i915_driver_preclose(struct drm_device *dev, |
2885f6ac | 2577 | struct drm_file *file); |
673a394b | 2578 | extern void i915_driver_postclose(struct drm_device *dev, |
2885f6ac | 2579 | struct drm_file *file); |
84b1fd10 | 2580 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 2581 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
2582 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
2583 | unsigned long arg); | |
c43b5634 | 2584 | #endif |
8e96d9c4 | 2585 | extern int intel_gpu_reset(struct drm_device *dev); |
d4b8bb2a | 2586 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
2587 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
2588 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
2589 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
2590 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
650ad970 | 2591 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool on); |
1d0d343a | 2592 | void intel_hpd_cancel_work(struct drm_i915_private *dev_priv); |
eb805623 | 2593 | void i915_firmware_load_error_print(const char *fw_path, int err); |
7648fa99 | 2594 | |
1da177e4 | 2595 | /* i915_irq.c */ |
10cd45b6 | 2596 | void i915_queue_hangcheck(struct drm_device *dev); |
58174462 MK |
2597 | __printf(3, 4) |
2598 | void i915_handle_error(struct drm_device *dev, bool wedged, | |
2599 | const char *fmt, ...); | |
1da177e4 | 2600 | |
b963291c DV |
2601 | extern void intel_irq_init(struct drm_i915_private *dev_priv); |
2602 | extern void intel_hpd_init(struct drm_i915_private *dev_priv); | |
2aeb7d3a DV |
2603 | int intel_irq_install(struct drm_i915_private *dev_priv); |
2604 | void intel_irq_uninstall(struct drm_i915_private *dev_priv); | |
907b28c5 CW |
2605 | |
2606 | extern void intel_uncore_sanitize(struct drm_device *dev); | |
10018603 ID |
2607 | extern void intel_uncore_early_sanitize(struct drm_device *dev, |
2608 | bool restore_forcewake); | |
907b28c5 | 2609 | extern void intel_uncore_init(struct drm_device *dev); |
907b28c5 | 2610 | extern void intel_uncore_check_errors(struct drm_device *dev); |
aec347ab | 2611 | extern void intel_uncore_fini(struct drm_device *dev); |
156c7ca0 | 2612 | extern void intel_uncore_forcewake_reset(struct drm_device *dev, bool restore); |
48c1026a | 2613 | const char *intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id); |
59bad947 | 2614 | void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv, |
48c1026a | 2615 | enum forcewake_domains domains); |
59bad947 | 2616 | void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv, |
48c1026a | 2617 | enum forcewake_domains domains); |
a6111f7b CW |
2618 | /* Like above but the caller must manage the uncore.lock itself. |
2619 | * Must be used with I915_READ_FW and friends. | |
2620 | */ | |
2621 | void intel_uncore_forcewake_get__locked(struct drm_i915_private *dev_priv, | |
2622 | enum forcewake_domains domains); | |
2623 | void intel_uncore_forcewake_put__locked(struct drm_i915_private *dev_priv, | |
2624 | enum forcewake_domains domains); | |
59bad947 | 2625 | void assert_forcewakes_inactive(struct drm_i915_private *dev_priv); |
cf9d2890 YZ |
2626 | static inline bool intel_vgpu_active(struct drm_device *dev) |
2627 | { | |
2628 | return to_i915(dev)->vgpu.active; | |
2629 | } | |
b1f14ad0 | 2630 | |
7c463586 | 2631 | void |
50227e1c | 2632 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 2633 | u32 status_mask); |
7c463586 KP |
2634 | |
2635 | void | |
50227e1c | 2636 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 2637 | u32 status_mask); |
7c463586 | 2638 | |
f8b79e58 ID |
2639 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv); |
2640 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv); | |
47339cd9 DV |
2641 | void |
2642 | ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask); | |
2643 | void | |
2644 | ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask); | |
2645 | void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, | |
2646 | uint32_t interrupt_mask, | |
2647 | uint32_t enabled_irq_mask); | |
2648 | #define ibx_enable_display_interrupt(dev_priv, bits) \ | |
2649 | ibx_display_interrupt_update((dev_priv), (bits), (bits)) | |
2650 | #define ibx_disable_display_interrupt(dev_priv, bits) \ | |
2651 | ibx_display_interrupt_update((dev_priv), (bits), 0) | |
f8b79e58 | 2652 | |
673a394b | 2653 | /* i915_gem.c */ |
673a394b EA |
2654 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, |
2655 | struct drm_file *file_priv); | |
2656 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
2657 | struct drm_file *file_priv); | |
2658 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
2659 | struct drm_file *file_priv); | |
2660 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
2661 | struct drm_file *file_priv); | |
de151cf6 JB |
2662 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
2663 | struct drm_file *file_priv); | |
673a394b EA |
2664 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
2665 | struct drm_file *file_priv); | |
2666 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
2667 | struct drm_file *file_priv); | |
ba8b7ccb OM |
2668 | void i915_gem_execbuffer_move_to_active(struct list_head *vmas, |
2669 | struct intel_engine_cs *ring); | |
2670 | void i915_gem_execbuffer_retire_commands(struct drm_device *dev, | |
2671 | struct drm_file *file, | |
2672 | struct intel_engine_cs *ring, | |
2673 | struct drm_i915_gem_object *obj); | |
a83014d3 OM |
2674 | int i915_gem_ringbuffer_submission(struct drm_device *dev, |
2675 | struct drm_file *file, | |
2676 | struct intel_engine_cs *ring, | |
2677 | struct intel_context *ctx, | |
2678 | struct drm_i915_gem_execbuffer2 *args, | |
2679 | struct list_head *vmas, | |
2680 | struct drm_i915_gem_object *batch_obj, | |
2681 | u64 exec_start, u32 flags); | |
673a394b EA |
2682 | int i915_gem_execbuffer(struct drm_device *dev, void *data, |
2683 | struct drm_file *file_priv); | |
76446cac JB |
2684 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
2685 | struct drm_file *file_priv); | |
673a394b EA |
2686 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, |
2687 | struct drm_file *file_priv); | |
199adf40 BW |
2688 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
2689 | struct drm_file *file); | |
2690 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
2691 | struct drm_file *file); | |
673a394b EA |
2692 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
2693 | struct drm_file *file_priv); | |
3ef94daa CW |
2694 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
2695 | struct drm_file *file_priv); | |
673a394b EA |
2696 | int i915_gem_set_tiling(struct drm_device *dev, void *data, |
2697 | struct drm_file *file_priv); | |
2698 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
2699 | struct drm_file *file_priv); | |
5cc9ed4b CW |
2700 | int i915_gem_init_userptr(struct drm_device *dev); |
2701 | int i915_gem_userptr_ioctl(struct drm_device *dev, void *data, | |
2702 | struct drm_file *file); | |
5a125c3c EA |
2703 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
2704 | struct drm_file *file_priv); | |
23ba4fd0 BW |
2705 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
2706 | struct drm_file *file_priv); | |
673a394b | 2707 | void i915_gem_load(struct drm_device *dev); |
42dcedd4 CW |
2708 | void *i915_gem_object_alloc(struct drm_device *dev); |
2709 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
37e680a1 CW |
2710 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
2711 | const struct drm_i915_gem_object_ops *ops); | |
05394f39 CW |
2712 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
2713 | size_t size); | |
7e0d96bc BW |
2714 | void i915_init_vm(struct drm_i915_private *dev_priv, |
2715 | struct i915_address_space *vm); | |
673a394b | 2716 | void i915_gem_free_object(struct drm_gem_object *obj); |
2f633156 | 2717 | void i915_gem_vma_destroy(struct i915_vma *vma); |
42dcedd4 | 2718 | |
0875546c DV |
2719 | /* Flags used by pin/bind&friends. */ |
2720 | #define PIN_MAPPABLE (1<<0) | |
2721 | #define PIN_NONBLOCK (1<<1) | |
2722 | #define PIN_GLOBAL (1<<2) | |
2723 | #define PIN_OFFSET_BIAS (1<<3) | |
2724 | #define PIN_USER (1<<4) | |
2725 | #define PIN_UPDATE (1<<5) | |
d23db88c | 2726 | #define PIN_OFFSET_MASK (~4095) |
ec7adb6e JL |
2727 | int __must_check |
2728 | i915_gem_object_pin(struct drm_i915_gem_object *obj, | |
2729 | struct i915_address_space *vm, | |
2730 | uint32_t alignment, | |
2731 | uint64_t flags); | |
2732 | int __must_check | |
2733 | i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj, | |
2734 | const struct i915_ggtt_view *view, | |
2735 | uint32_t alignment, | |
2736 | uint64_t flags); | |
fe14d5f4 TU |
2737 | |
2738 | int i915_vma_bind(struct i915_vma *vma, enum i915_cache_level cache_level, | |
2739 | u32 flags); | |
07fe0b12 | 2740 | int __must_check i915_vma_unbind(struct i915_vma *vma); |
dd624afd | 2741 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
48018a57 | 2742 | void i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv); |
05394f39 | 2743 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
f787a5f5 | 2744 | |
4c914c0c BV |
2745 | int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj, |
2746 | int *needs_clflush); | |
2747 | ||
37e680a1 | 2748 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
ee286370 CW |
2749 | |
2750 | static inline int __sg_page_count(struct scatterlist *sg) | |
9da3da66 | 2751 | { |
ee286370 CW |
2752 | return sg->length >> PAGE_SHIFT; |
2753 | } | |
67d5a50c | 2754 | |
ee286370 CW |
2755 | static inline struct page * |
2756 | i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) | |
9da3da66 | 2757 | { |
ee286370 CW |
2758 | if (WARN_ON(n >= obj->base.size >> PAGE_SHIFT)) |
2759 | return NULL; | |
67d5a50c | 2760 | |
ee286370 CW |
2761 | if (n < obj->get_page.last) { |
2762 | obj->get_page.sg = obj->pages->sgl; | |
2763 | obj->get_page.last = 0; | |
2764 | } | |
67d5a50c | 2765 | |
ee286370 CW |
2766 | while (obj->get_page.last + __sg_page_count(obj->get_page.sg) <= n) { |
2767 | obj->get_page.last += __sg_page_count(obj->get_page.sg++); | |
2768 | if (unlikely(sg_is_chain(obj->get_page.sg))) | |
2769 | obj->get_page.sg = sg_chain_ptr(obj->get_page.sg); | |
2770 | } | |
67d5a50c | 2771 | |
ee286370 | 2772 | return nth_page(sg_page(obj->get_page.sg), n - obj->get_page.last); |
9da3da66 | 2773 | } |
ee286370 | 2774 | |
a5570178 CW |
2775 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
2776 | { | |
2777 | BUG_ON(obj->pages == NULL); | |
2778 | obj->pages_pin_count++; | |
2779 | } | |
2780 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) | |
2781 | { | |
2782 | BUG_ON(obj->pages_pin_count == 0); | |
2783 | obj->pages_pin_count--; | |
2784 | } | |
2785 | ||
54cf91dc | 2786 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b | 2787 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
a4872ba6 | 2788 | struct intel_engine_cs *to); |
e2d05a8b | 2789 | void i915_vma_move_to_active(struct i915_vma *vma, |
a4872ba6 | 2790 | struct intel_engine_cs *ring); |
ff72145b DA |
2791 | int i915_gem_dumb_create(struct drm_file *file_priv, |
2792 | struct drm_device *dev, | |
2793 | struct drm_mode_create_dumb *args); | |
da6b51d0 DA |
2794 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, |
2795 | uint32_t handle, uint64_t *offset); | |
f787a5f5 CW |
2796 | /** |
2797 | * Returns true if seq1 is later than seq2. | |
2798 | */ | |
2799 | static inline bool | |
2800 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
2801 | { | |
2802 | return (int32_t)(seq1 - seq2) >= 0; | |
2803 | } | |
2804 | ||
1b5a433a JH |
2805 | static inline bool i915_gem_request_completed(struct drm_i915_gem_request *req, |
2806 | bool lazy_coherency) | |
2807 | { | |
2808 | u32 seqno; | |
2809 | ||
2810 | BUG_ON(req == NULL); | |
2811 | ||
2812 | seqno = req->ring->get_seqno(req->ring, lazy_coherency); | |
2813 | ||
2814 | return i915_seqno_passed(seqno, req->seqno); | |
2815 | } | |
2816 | ||
fca26bb4 MK |
2817 | int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno); |
2818 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); | |
06d98131 | 2819 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 2820 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 2821 | |
d8ffa60b DV |
2822 | bool i915_gem_object_pin_fence(struct drm_i915_gem_object *obj); |
2823 | void i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj); | |
1690e1eb | 2824 | |
8d9fc7fd | 2825 | struct drm_i915_gem_request * |
a4872ba6 | 2826 | i915_gem_find_active_request(struct intel_engine_cs *ring); |
8d9fc7fd | 2827 | |
b29c19b6 | 2828 | bool i915_gem_retire_requests(struct drm_device *dev); |
a4872ba6 | 2829 | void i915_gem_retire_requests_ring(struct intel_engine_cs *ring); |
33196ded | 2830 | int __must_check i915_gem_check_wedge(struct i915_gpu_error *error, |
d6b2c790 | 2831 | bool interruptible); |
b6660d59 | 2832 | int __must_check i915_gem_check_olr(struct drm_i915_gem_request *req); |
84c33a64 | 2833 | |
1f83fee0 DV |
2834 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
2835 | { | |
2836 | return unlikely(atomic_read(&error->reset_counter) | |
2ac0f450 | 2837 | & (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED)); |
1f83fee0 DV |
2838 | } |
2839 | ||
2840 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
2841 | { | |
2ac0f450 MK |
2842 | return atomic_read(&error->reset_counter) & I915_WEDGED; |
2843 | } | |
2844 | ||
2845 | static inline u32 i915_reset_count(struct i915_gpu_error *error) | |
2846 | { | |
2847 | return ((atomic_read(&error->reset_counter) & ~I915_WEDGED) + 1) / 2; | |
1f83fee0 | 2848 | } |
a71d8d94 | 2849 | |
88b4aa87 MK |
2850 | static inline bool i915_stop_ring_allow_ban(struct drm_i915_private *dev_priv) |
2851 | { | |
2852 | return dev_priv->gpu_error.stop_rings == 0 || | |
2853 | dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_BAN; | |
2854 | } | |
2855 | ||
2856 | static inline bool i915_stop_ring_allow_warn(struct drm_i915_private *dev_priv) | |
2857 | { | |
2858 | return dev_priv->gpu_error.stop_rings == 0 || | |
2859 | dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_WARN; | |
2860 | } | |
2861 | ||
069efc1d | 2862 | void i915_gem_reset(struct drm_device *dev); |
000433b6 | 2863 | bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force); |
1070a42b | 2864 | int __must_check i915_gem_init(struct drm_device *dev); |
a83014d3 | 2865 | int i915_gem_init_rings(struct drm_device *dev); |
f691e2f4 | 2866 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
a4872ba6 | 2867 | int i915_gem_l3_remap(struct intel_engine_cs *ring, int slice); |
f691e2f4 | 2868 | void i915_gem_init_swizzling(struct drm_device *dev); |
79e53945 | 2869 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 2870 | int __must_check i915_gpu_idle(struct drm_device *dev); |
45c5f202 | 2871 | int __must_check i915_gem_suspend(struct drm_device *dev); |
a4872ba6 | 2872 | int __i915_add_request(struct intel_engine_cs *ring, |
0025c077 | 2873 | struct drm_file *file, |
9400ae5c JH |
2874 | struct drm_i915_gem_object *batch_obj); |
2875 | #define i915_add_request(ring) \ | |
2876 | __i915_add_request(ring, NULL, NULL) | |
9c654818 | 2877 | int __i915_wait_request(struct drm_i915_gem_request *req, |
16e9a21f ACO |
2878 | unsigned reset_counter, |
2879 | bool interruptible, | |
2880 | s64 *timeout, | |
2e1b8730 | 2881 | struct intel_rps_client *rps); |
a4b3a571 | 2882 | int __must_check i915_wait_request(struct drm_i915_gem_request *req); |
de151cf6 | 2883 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e | 2884 | int __must_check |
2e2f351d CW |
2885 | i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj, |
2886 | bool readonly); | |
2887 | int __must_check | |
2021746e CW |
2888 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, |
2889 | bool write); | |
2890 | int __must_check | |
dabdfe02 CW |
2891 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
2892 | int __must_check | |
2da3b9b9 CW |
2893 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
2894 | u32 alignment, | |
e6617330 TU |
2895 | struct intel_engine_cs *pipelined, |
2896 | const struct i915_ggtt_view *view); | |
2897 | void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj, | |
2898 | const struct i915_ggtt_view *view); | |
00731155 | 2899 | int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj, |
6eeefaf3 | 2900 | int align); |
b29c19b6 | 2901 | int i915_gem_open(struct drm_device *dev, struct drm_file *file); |
05394f39 | 2902 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 2903 | |
0fa87796 ID |
2904 | uint32_t |
2905 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 2906 | uint32_t |
d865110c ID |
2907 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
2908 | int tiling_mode, bool fenced); | |
467cffba | 2909 | |
e4ffd173 CW |
2910 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
2911 | enum i915_cache_level cache_level); | |
2912 | ||
1286ff73 DV |
2913 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
2914 | struct dma_buf *dma_buf); | |
2915 | ||
2916 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
2917 | struct drm_gem_object *gem_obj, int flags); | |
2918 | ||
19b2dbde CW |
2919 | void i915_gem_restore_fences(struct drm_device *dev); |
2920 | ||
ec7adb6e JL |
2921 | unsigned long |
2922 | i915_gem_obj_ggtt_offset_view(struct drm_i915_gem_object *o, | |
9abc4648 | 2923 | const struct i915_ggtt_view *view); |
ec7adb6e JL |
2924 | unsigned long |
2925 | i915_gem_obj_offset(struct drm_i915_gem_object *o, | |
2926 | struct i915_address_space *vm); | |
2927 | static inline unsigned long | |
2928 | i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *o) | |
fe14d5f4 | 2929 | { |
9abc4648 | 2930 | return i915_gem_obj_ggtt_offset_view(o, &i915_ggtt_view_normal); |
fe14d5f4 | 2931 | } |
ec7adb6e | 2932 | |
a70a3148 | 2933 | bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o); |
ec7adb6e | 2934 | bool i915_gem_obj_ggtt_bound_view(struct drm_i915_gem_object *o, |
9abc4648 | 2935 | const struct i915_ggtt_view *view); |
a70a3148 | 2936 | bool i915_gem_obj_bound(struct drm_i915_gem_object *o, |
ec7adb6e | 2937 | struct i915_address_space *vm); |
fe14d5f4 | 2938 | |
a70a3148 BW |
2939 | unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o, |
2940 | struct i915_address_space *vm); | |
fe14d5f4 | 2941 | struct i915_vma * |
ec7adb6e JL |
2942 | i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, |
2943 | struct i915_address_space *vm); | |
2944 | struct i915_vma * | |
2945 | i915_gem_obj_to_ggtt_view(struct drm_i915_gem_object *obj, | |
2946 | const struct i915_ggtt_view *view); | |
fe14d5f4 | 2947 | |
accfef2e BW |
2948 | struct i915_vma * |
2949 | i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj, | |
ec7adb6e JL |
2950 | struct i915_address_space *vm); |
2951 | struct i915_vma * | |
2952 | i915_gem_obj_lookup_or_create_ggtt_vma(struct drm_i915_gem_object *obj, | |
2953 | const struct i915_ggtt_view *view); | |
5c2abbea | 2954 | |
ec7adb6e JL |
2955 | static inline struct i915_vma * |
2956 | i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj) | |
2957 | { | |
2958 | return i915_gem_obj_to_ggtt_view(obj, &i915_ggtt_view_normal); | |
d7f46fc4 | 2959 | } |
ec7adb6e | 2960 | bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj); |
5c2abbea | 2961 | |
a70a3148 | 2962 | /* Some GGTT VM helpers */ |
5dc383b0 | 2963 | #define i915_obj_to_ggtt(obj) \ |
a70a3148 BW |
2964 | (&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base) |
2965 | static inline bool i915_is_ggtt(struct i915_address_space *vm) | |
2966 | { | |
2967 | struct i915_address_space *ggtt = | |
2968 | &((struct drm_i915_private *)(vm)->dev->dev_private)->gtt.base; | |
2969 | return vm == ggtt; | |
2970 | } | |
2971 | ||
841cd773 DV |
2972 | static inline struct i915_hw_ppgtt * |
2973 | i915_vm_to_ppgtt(struct i915_address_space *vm) | |
2974 | { | |
2975 | WARN_ON(i915_is_ggtt(vm)); | |
2976 | ||
2977 | return container_of(vm, struct i915_hw_ppgtt, base); | |
2978 | } | |
2979 | ||
2980 | ||
a70a3148 BW |
2981 | static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj) |
2982 | { | |
9abc4648 | 2983 | return i915_gem_obj_ggtt_bound_view(obj, &i915_ggtt_view_normal); |
a70a3148 BW |
2984 | } |
2985 | ||
2986 | static inline unsigned long | |
2987 | i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj) | |
2988 | { | |
5dc383b0 | 2989 | return i915_gem_obj_size(obj, i915_obj_to_ggtt(obj)); |
a70a3148 | 2990 | } |
c37e2204 BW |
2991 | |
2992 | static inline int __must_check | |
2993 | i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj, | |
2994 | uint32_t alignment, | |
1ec9e26d | 2995 | unsigned flags) |
c37e2204 | 2996 | { |
5dc383b0 DV |
2997 | return i915_gem_object_pin(obj, i915_obj_to_ggtt(obj), |
2998 | alignment, flags | PIN_GLOBAL); | |
c37e2204 | 2999 | } |
a70a3148 | 3000 | |
b287110e DV |
3001 | static inline int |
3002 | i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj) | |
3003 | { | |
3004 | return i915_vma_unbind(i915_gem_obj_to_ggtt(obj)); | |
3005 | } | |
3006 | ||
e6617330 TU |
3007 | void i915_gem_object_ggtt_unpin_view(struct drm_i915_gem_object *obj, |
3008 | const struct i915_ggtt_view *view); | |
3009 | static inline void | |
3010 | i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj) | |
3011 | { | |
3012 | i915_gem_object_ggtt_unpin_view(obj, &i915_ggtt_view_normal); | |
3013 | } | |
b287110e | 3014 | |
254f965c | 3015 | /* i915_gem_context.c */ |
8245be31 | 3016 | int __must_check i915_gem_context_init(struct drm_device *dev); |
254f965c | 3017 | void i915_gem_context_fini(struct drm_device *dev); |
acce9ffa | 3018 | void i915_gem_context_reset(struct drm_device *dev); |
e422b888 | 3019 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file); |
2fa48d8d | 3020 | int i915_gem_context_enable(struct drm_i915_private *dev_priv); |
254f965c | 3021 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
a4872ba6 | 3022 | int i915_switch_context(struct intel_engine_cs *ring, |
273497e5 OM |
3023 | struct intel_context *to); |
3024 | struct intel_context * | |
41bde553 | 3025 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id); |
dce3271b | 3026 | void i915_gem_context_free(struct kref *ctx_ref); |
8c857917 OM |
3027 | struct drm_i915_gem_object * |
3028 | i915_gem_alloc_context_obj(struct drm_device *dev, size_t size); | |
273497e5 | 3029 | static inline void i915_gem_context_reference(struct intel_context *ctx) |
dce3271b | 3030 | { |
691e6415 | 3031 | kref_get(&ctx->ref); |
dce3271b MK |
3032 | } |
3033 | ||
273497e5 | 3034 | static inline void i915_gem_context_unreference(struct intel_context *ctx) |
dce3271b | 3035 | { |
691e6415 | 3036 | kref_put(&ctx->ref, i915_gem_context_free); |
dce3271b MK |
3037 | } |
3038 | ||
273497e5 | 3039 | static inline bool i915_gem_context_is_default(const struct intel_context *c) |
3fac8978 | 3040 | { |
821d66dd | 3041 | return c->user_handle == DEFAULT_CONTEXT_HANDLE; |
3fac8978 MK |
3042 | } |
3043 | ||
84624813 BW |
3044 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
3045 | struct drm_file *file); | |
3046 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
3047 | struct drm_file *file); | |
c9dc0f35 CW |
3048 | int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data, |
3049 | struct drm_file *file_priv); | |
3050 | int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data, | |
3051 | struct drm_file *file_priv); | |
1286ff73 | 3052 | |
679845ed BW |
3053 | /* i915_gem_evict.c */ |
3054 | int __must_check i915_gem_evict_something(struct drm_device *dev, | |
3055 | struct i915_address_space *vm, | |
3056 | int min_size, | |
3057 | unsigned alignment, | |
3058 | unsigned cache_level, | |
d23db88c CW |
3059 | unsigned long start, |
3060 | unsigned long end, | |
1ec9e26d | 3061 | unsigned flags); |
679845ed BW |
3062 | int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); |
3063 | int i915_gem_evict_everything(struct drm_device *dev); | |
1d2a314c | 3064 | |
0260c420 | 3065 | /* belongs in i915_gem_gtt.h */ |
d09105c6 | 3066 | static inline void i915_gem_chipset_flush(struct drm_device *dev) |
e76e9aeb BW |
3067 | { |
3068 | if (INTEL_INFO(dev)->gen < 6) | |
3069 | intel_gtt_chipset_flush(); | |
3070 | } | |
246cbfb5 | 3071 | |
9797fbfb CW |
3072 | /* i915_gem_stolen.c */ |
3073 | int i915_gem_init_stolen(struct drm_device *dev); | |
5e59f717 | 3074 | int i915_gem_stolen_setup_compression(struct drm_device *dev, int size, int fb_cpp); |
11be49eb | 3075 | void i915_gem_stolen_cleanup_compression(struct drm_device *dev); |
9797fbfb | 3076 | void i915_gem_cleanup_stolen(struct drm_device *dev); |
0104fdbb CW |
3077 | struct drm_i915_gem_object * |
3078 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
3079 | struct drm_i915_gem_object * |
3080 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
3081 | u32 stolen_offset, | |
3082 | u32 gtt_offset, | |
3083 | u32 size); | |
9797fbfb | 3084 | |
be6a0376 DV |
3085 | /* i915_gem_shrinker.c */ |
3086 | unsigned long i915_gem_shrink(struct drm_i915_private *dev_priv, | |
3087 | long target, | |
3088 | unsigned flags); | |
3089 | #define I915_SHRINK_PURGEABLE 0x1 | |
3090 | #define I915_SHRINK_UNBOUND 0x2 | |
3091 | #define I915_SHRINK_BOUND 0x4 | |
3092 | unsigned long i915_gem_shrink_all(struct drm_i915_private *dev_priv); | |
3093 | void i915_gem_shrinker_init(struct drm_i915_private *dev_priv); | |
3094 | ||
3095 | ||
673a394b | 3096 | /* i915_gem_tiling.c */ |
2c1792a1 | 3097 | static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
e9b73c67 | 3098 | { |
50227e1c | 3099 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
e9b73c67 CW |
3100 | |
3101 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
3102 | obj->tiling_mode != I915_TILING_NONE; | |
3103 | } | |
3104 | ||
673a394b | 3105 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
05394f39 CW |
3106 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
3107 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
3108 | |
3109 | /* i915_gem_debug.c */ | |
23bc5982 CW |
3110 | #if WATCH_LISTS |
3111 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 3112 | #else |
23bc5982 | 3113 | #define i915_verify_lists(dev) 0 |
673a394b | 3114 | #endif |
1da177e4 | 3115 | |
2017263e | 3116 | /* i915_debugfs.c */ |
27c202ad BG |
3117 | int i915_debugfs_init(struct drm_minor *minor); |
3118 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
f8c168fa | 3119 | #ifdef CONFIG_DEBUG_FS |
249e87de | 3120 | int i915_debugfs_connector_add(struct drm_connector *connector); |
07144428 DL |
3121 | void intel_display_crc_init(struct drm_device *dev); |
3122 | #else | |
249e87de | 3123 | static inline int i915_debugfs_connector_add(struct drm_connector *connector) {} |
f8c168fa | 3124 | static inline void intel_display_crc_init(struct drm_device *dev) {} |
07144428 | 3125 | #endif |
84734a04 MK |
3126 | |
3127 | /* i915_gpu_error.c */ | |
edc3d884 MK |
3128 | __printf(2, 3) |
3129 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
fc16b48b MK |
3130 | int i915_error_state_to_str(struct drm_i915_error_state_buf *estr, |
3131 | const struct i915_error_state_file_priv *error); | |
4dc955f7 | 3132 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb, |
0a4cd7c8 | 3133 | struct drm_i915_private *i915, |
4dc955f7 MK |
3134 | size_t count, loff_t pos); |
3135 | static inline void i915_error_state_buf_release( | |
3136 | struct drm_i915_error_state_buf *eb) | |
3137 | { | |
3138 | kfree(eb->buf); | |
3139 | } | |
58174462 MK |
3140 | void i915_capture_error_state(struct drm_device *dev, bool wedge, |
3141 | const char *error_msg); | |
84734a04 MK |
3142 | void i915_error_state_get(struct drm_device *dev, |
3143 | struct i915_error_state_file_priv *error_priv); | |
3144 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv); | |
3145 | void i915_destroy_error_state(struct drm_device *dev); | |
3146 | ||
3147 | void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone); | |
0a4cd7c8 | 3148 | const char *i915_cache_level_str(struct drm_i915_private *i915, int type); |
2017263e | 3149 | |
351e3db2 | 3150 | /* i915_cmd_parser.c */ |
d728c8ef | 3151 | int i915_cmd_parser_get_version(void); |
a4872ba6 OM |
3152 | int i915_cmd_parser_init_ring(struct intel_engine_cs *ring); |
3153 | void i915_cmd_parser_fini_ring(struct intel_engine_cs *ring); | |
3154 | bool i915_needs_cmd_parser(struct intel_engine_cs *ring); | |
3155 | int i915_parse_cmds(struct intel_engine_cs *ring, | |
351e3db2 | 3156 | struct drm_i915_gem_object *batch_obj, |
78a42377 | 3157 | struct drm_i915_gem_object *shadow_batch_obj, |
351e3db2 | 3158 | u32 batch_start_offset, |
b9ffd80e | 3159 | u32 batch_len, |
351e3db2 BV |
3160 | bool is_master); |
3161 | ||
317c35d1 JB |
3162 | /* i915_suspend.c */ |
3163 | extern int i915_save_state(struct drm_device *dev); | |
3164 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 3165 | |
0136db58 BW |
3166 | /* i915_sysfs.c */ |
3167 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
3168 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
3169 | ||
f899fc64 CW |
3170 | /* intel_i2c.c */ |
3171 | extern int intel_setup_gmbus(struct drm_device *dev); | |
3172 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
88ac7939 JN |
3173 | extern bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv, |
3174 | unsigned int pin); | |
3bd7d909 | 3175 | |
0184df46 JN |
3176 | extern struct i2c_adapter * |
3177 | intel_gmbus_get_adapter(struct drm_i915_private *dev_priv, unsigned int pin); | |
e957d772 CW |
3178 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
3179 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 3180 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
3181 | { |
3182 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
3183 | } | |
f899fc64 CW |
3184 | extern void intel_i2c_reset(struct drm_device *dev); |
3185 | ||
3b617967 | 3186 | /* intel_opregion.c */ |
44834a67 | 3187 | #ifdef CONFIG_ACPI |
27d50c82 | 3188 | extern int intel_opregion_setup(struct drm_device *dev); |
44834a67 CW |
3189 | extern void intel_opregion_init(struct drm_device *dev); |
3190 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 | 3191 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
9c4b0a68 JN |
3192 | extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, |
3193 | bool enable); | |
ecbc5cf3 JN |
3194 | extern int intel_opregion_notify_adapter(struct drm_device *dev, |
3195 | pci_power_t state); | |
65e082c9 | 3196 | #else |
27d50c82 | 3197 | static inline int intel_opregion_setup(struct drm_device *dev) { return 0; } |
44834a67 CW |
3198 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
3199 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 | 3200 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
9c4b0a68 JN |
3201 | static inline int |
3202 | intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable) | |
3203 | { | |
3204 | return 0; | |
3205 | } | |
ecbc5cf3 JN |
3206 | static inline int |
3207 | intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state) | |
3208 | { | |
3209 | return 0; | |
3210 | } | |
65e082c9 | 3211 | #endif |
8ee1c3db | 3212 | |
723bfd70 JB |
3213 | /* intel_acpi.c */ |
3214 | #ifdef CONFIG_ACPI | |
3215 | extern void intel_register_dsm_handler(void); | |
3216 | extern void intel_unregister_dsm_handler(void); | |
3217 | #else | |
3218 | static inline void intel_register_dsm_handler(void) { return; } | |
3219 | static inline void intel_unregister_dsm_handler(void) { return; } | |
3220 | #endif /* CONFIG_ACPI */ | |
3221 | ||
79e53945 | 3222 | /* modesetting */ |
f817586c | 3223 | extern void intel_modeset_init_hw(struct drm_device *dev); |
79e53945 | 3224 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 3225 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 3226 | extern void intel_modeset_cleanup(struct drm_device *dev); |
4932e2c3 | 3227 | extern void intel_connector_unregister(struct intel_connector *); |
28d52043 | 3228 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
45e2b5f6 DV |
3229 | extern void intel_modeset_setup_hw_state(struct drm_device *dev, |
3230 | bool force_restore); | |
44cec740 | 3231 | extern void i915_redisable_vga(struct drm_device *dev); |
04098753 | 3232 | extern void i915_redisable_vga_power_on(struct drm_device *dev); |
7648fa99 | 3233 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
dde86e2d | 3234 | extern void intel_init_pch_refclk(struct drm_device *dev); |
ffe02b40 | 3235 | extern void intel_set_rps(struct drm_device *dev, u8 val); |
5209b1f4 ID |
3236 | extern void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, |
3237 | bool enable); | |
0206e353 AJ |
3238 | extern void intel_detect_pch(struct drm_device *dev); |
3239 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 3240 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 3241 | |
2911a35b | 3242 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
c0c7babc BW |
3243 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
3244 | struct drm_file *file); | |
b6359918 MK |
3245 | int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data, |
3246 | struct drm_file *file); | |
575155a9 | 3247 | |
6ef3d427 CW |
3248 | /* overlay */ |
3249 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); | |
edc3d884 MK |
3250 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
3251 | struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
3252 | |
3253 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
edc3d884 | 3254 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
3255 | struct drm_device *dev, |
3256 | struct intel_display_error_state *error); | |
6ef3d427 | 3257 | |
151a49d0 TR |
3258 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val); |
3259 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val); | |
59de0813 JN |
3260 | |
3261 | /* intel_sideband.c */ | |
707b6e3d D |
3262 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr); |
3263 | void vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val); | |
64936258 | 3264 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); |
e9f882a3 JN |
3265 | u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg); |
3266 | void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
3267 | u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); | |
3268 | void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
3269 | u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg); | |
3270 | void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
f3419158 JB |
3271 | u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg); |
3272 | void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
e9f882a3 JN |
3273 | u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg); |
3274 | void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
5e69f97f CML |
3275 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg); |
3276 | void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val); | |
59de0813 JN |
3277 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
3278 | enum intel_sbi_destination destination); | |
3279 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
3280 | enum intel_sbi_destination destination); | |
e9fe51c6 SK |
3281 | u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg); |
3282 | void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
0a073b84 | 3283 | |
616bc820 VS |
3284 | int intel_gpu_freq(struct drm_i915_private *dev_priv, int val); |
3285 | int intel_freq_opcode(struct drm_i915_private *dev_priv, int val); | |
c8d9a590 | 3286 | |
0b274481 BW |
3287 | #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true) |
3288 | #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true) | |
3289 | ||
3290 | #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true) | |
3291 | #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true) | |
3292 | #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false) | |
3293 | #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false) | |
3294 | ||
3295 | #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true) | |
3296 | #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true) | |
3297 | #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false) | |
3298 | #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false) | |
3299 | ||
698b3135 CW |
3300 | /* Be very careful with read/write 64-bit values. On 32-bit machines, they |
3301 | * will be implemented using 2 32-bit writes in an arbitrary order with | |
3302 | * an arbitrary delay between them. This can cause the hardware to | |
3303 | * act upon the intermediate value, possibly leading to corruption and | |
3304 | * machine death. You have been warned. | |
3305 | */ | |
0b274481 BW |
3306 | #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true) |
3307 | #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true) | |
cae5852d | 3308 | |
50877445 CW |
3309 | #define I915_READ64_2x32(lower_reg, upper_reg) ({ \ |
3310 | u32 upper = I915_READ(upper_reg); \ | |
3311 | u32 lower = I915_READ(lower_reg); \ | |
3312 | u32 tmp = I915_READ(upper_reg); \ | |
3313 | if (upper != tmp) { \ | |
3314 | upper = tmp; \ | |
3315 | lower = I915_READ(lower_reg); \ | |
3316 | WARN_ON(I915_READ(upper_reg) != upper); \ | |
3317 | } \ | |
3318 | (u64)upper << 32 | lower; }) | |
3319 | ||
cae5852d ZN |
3320 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) |
3321 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
3322 | ||
a6111f7b CW |
3323 | /* These are untraced mmio-accessors that are only valid to be used inside |
3324 | * criticial sections inside IRQ handlers where forcewake is explicitly | |
3325 | * controlled. | |
3326 | * Think twice, and think again, before using these. | |
3327 | * Note: Should only be used between intel_uncore_forcewake_irqlock() and | |
3328 | * intel_uncore_forcewake_irqunlock(). | |
3329 | */ | |
3330 | #define I915_READ_FW(reg__) readl(dev_priv->regs + (reg__)) | |
3331 | #define I915_WRITE_FW(reg__, val__) writel(val__, dev_priv->regs + (reg__)) | |
3332 | #define POSTING_READ_FW(reg__) (void)I915_READ_FW(reg__) | |
3333 | ||
55bc60db VS |
3334 | /* "Broadcast RGB" property */ |
3335 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
3336 | #define INTEL_BROADCAST_RGB_FULL 1 | |
3337 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 3338 | |
766aa1c4 VS |
3339 | static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev) |
3340 | { | |
92e23b99 | 3341 | if (IS_VALLEYVIEW(dev)) |
766aa1c4 | 3342 | return VLV_VGACNTRL; |
92e23b99 SJ |
3343 | else if (INTEL_INFO(dev)->gen >= 5) |
3344 | return CPU_VGACNTRL; | |
766aa1c4 VS |
3345 | else |
3346 | return VGACNTRL; | |
3347 | } | |
3348 | ||
2bb4629a VS |
3349 | static inline void __user *to_user_ptr(u64 address) |
3350 | { | |
3351 | return (void __user *)(uintptr_t)address; | |
3352 | } | |
3353 | ||
df97729f ID |
3354 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
3355 | { | |
3356 | unsigned long j = msecs_to_jiffies(m); | |
3357 | ||
3358 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3359 | } | |
3360 | ||
7bd0e226 DV |
3361 | static inline unsigned long nsecs_to_jiffies_timeout(const u64 n) |
3362 | { | |
3363 | return min_t(u64, MAX_JIFFY_OFFSET, nsecs_to_jiffies64(n) + 1); | |
3364 | } | |
3365 | ||
df97729f ID |
3366 | static inline unsigned long |
3367 | timespec_to_jiffies_timeout(const struct timespec *value) | |
3368 | { | |
3369 | unsigned long j = timespec_to_jiffies(value); | |
3370 | ||
3371 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3372 | } | |
3373 | ||
dce56b3c PZ |
3374 | /* |
3375 | * If you need to wait X milliseconds between events A and B, but event B | |
3376 | * doesn't happen exactly after event A, you record the timestamp (jiffies) of | |
3377 | * when event A happened, then just before event B you call this function and | |
3378 | * pass the timestamp as the first argument, and X as the second argument. | |
3379 | */ | |
3380 | static inline void | |
3381 | wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms) | |
3382 | { | |
ec5e0cfb | 3383 | unsigned long target_jiffies, tmp_jiffies, remaining_jiffies; |
dce56b3c PZ |
3384 | |
3385 | /* | |
3386 | * Don't re-read the value of "jiffies" every time since it may change | |
3387 | * behind our back and break the math. | |
3388 | */ | |
3389 | tmp_jiffies = jiffies; | |
3390 | target_jiffies = timestamp_jiffies + | |
3391 | msecs_to_jiffies_timeout(to_wait_ms); | |
3392 | ||
3393 | if (time_after(target_jiffies, tmp_jiffies)) { | |
ec5e0cfb ID |
3394 | remaining_jiffies = target_jiffies - tmp_jiffies; |
3395 | while (remaining_jiffies) | |
3396 | remaining_jiffies = | |
3397 | schedule_timeout_uninterruptible(remaining_jiffies); | |
dce56b3c PZ |
3398 | } |
3399 | } | |
3400 | ||
581c26e8 JH |
3401 | static inline void i915_trace_irq_get(struct intel_engine_cs *ring, |
3402 | struct drm_i915_gem_request *req) | |
3403 | { | |
3404 | if (ring->trace_irq_req == NULL && ring->irq_get(ring)) | |
3405 | i915_gem_request_assign(&ring->trace_irq_req, req); | |
3406 | } | |
3407 | ||
1da177e4 | 3408 | #endif |