]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 | 33 | #include <uapi/drm/i915_drm.h> |
93b81f51 | 34 | #include <uapi/drm/drm_fourcc.h> |
e9b73c67 | 35 | |
0839ccb8 | 36 | #include <linux/io-mapping.h> |
f899fc64 | 37 | #include <linux/i2c.h> |
c167a6fc | 38 | #include <linux/i2c-algo-bit.h> |
aaa6fd2a | 39 | #include <linux/backlight.h> |
5cc9ed4b | 40 | #include <linux/hashtable.h> |
2911a35b | 41 | #include <linux/intel-iommu.h> |
742cbee8 | 42 | #include <linux/kref.h> |
9ee32fea | 43 | #include <linux/pm_qos.h> |
e73bdd20 CW |
44 | #include <linux/shmem_fs.h> |
45 | ||
46 | #include <drm/drmP.h> | |
47 | #include <drm/intel-gtt.h> | |
48 | #include <drm/drm_legacy.h> /* for struct drm_dma_handle */ | |
49 | #include <drm/drm_gem.h> | |
3b96a0b1 | 50 | #include <drm/drm_auth.h> |
e73bdd20 CW |
51 | |
52 | #include "i915_params.h" | |
53 | #include "i915_reg.h" | |
54 | ||
55 | #include "intel_bios.h" | |
ac7f11c6 | 56 | #include "intel_dpll_mgr.h" |
e73bdd20 CW |
57 | #include "intel_guc.h" |
58 | #include "intel_lrc.h" | |
59 | #include "intel_ringbuffer.h" | |
60 | ||
d501b1d2 | 61 | #include "i915_gem.h" |
e73bdd20 CW |
62 | #include "i915_gem_gtt.h" |
63 | #include "i915_gem_render_state.h" | |
05235c53 | 64 | #include "i915_gem_request.h" |
585fb111 | 65 | |
0ad35fed ZW |
66 | #include "intel_gvt.h" |
67 | ||
1da177e4 LT |
68 | /* General customization: |
69 | */ | |
70 | ||
1da177e4 LT |
71 | #define DRIVER_NAME "i915" |
72 | #define DRIVER_DESC "Intel Graphics" | |
9558e74c DV |
73 | #define DRIVER_DATE "20161024" |
74 | #define DRIVER_TIMESTAMP 1477290335 | |
1da177e4 | 75 | |
c883ef1b | 76 | #undef WARN_ON |
5f77eeb0 DV |
77 | /* Many gcc seem to no see through this and fall over :( */ |
78 | #if 0 | |
79 | #define WARN_ON(x) ({ \ | |
80 | bool __i915_warn_cond = (x); \ | |
81 | if (__builtin_constant_p(__i915_warn_cond)) \ | |
82 | BUILD_BUG_ON(__i915_warn_cond); \ | |
83 | WARN(__i915_warn_cond, "WARN_ON(" #x ")"); }) | |
84 | #else | |
152b2262 | 85 | #define WARN_ON(x) WARN((x), "%s", "WARN_ON(" __stringify(x) ")") |
5f77eeb0 DV |
86 | #endif |
87 | ||
cd9bfacb | 88 | #undef WARN_ON_ONCE |
152b2262 | 89 | #define WARN_ON_ONCE(x) WARN_ONCE((x), "%s", "WARN_ON_ONCE(" __stringify(x) ")") |
cd9bfacb | 90 | |
5f77eeb0 DV |
91 | #define MISSING_CASE(x) WARN(1, "Missing switch case (%lu) in %s\n", \ |
92 | (long) (x), __func__); | |
c883ef1b | 93 | |
e2c719b7 RC |
94 | /* Use I915_STATE_WARN(x) and I915_STATE_WARN_ON() (rather than WARN() and |
95 | * WARN_ON()) for hw state sanity checks to check for unexpected conditions | |
96 | * which may not necessarily be a user visible problem. This will either | |
97 | * WARN() or DRM_ERROR() depending on the verbose_checks moduleparam, to | |
98 | * enable distros and users to tailor their preferred amount of i915 abrt | |
99 | * spam. | |
100 | */ | |
101 | #define I915_STATE_WARN(condition, format...) ({ \ | |
102 | int __ret_warn_on = !!(condition); \ | |
32753cb8 JL |
103 | if (unlikely(__ret_warn_on)) \ |
104 | if (!WARN(i915.verbose_state_checks, format)) \ | |
e2c719b7 | 105 | DRM_ERROR(format); \ |
e2c719b7 RC |
106 | unlikely(__ret_warn_on); \ |
107 | }) | |
108 | ||
152b2262 JL |
109 | #define I915_STATE_WARN_ON(x) \ |
110 | I915_STATE_WARN((x), "%s", "WARN_ON(" __stringify(x) ")") | |
c883ef1b | 111 | |
4fec15d1 ID |
112 | bool __i915_inject_load_failure(const char *func, int line); |
113 | #define i915_inject_load_failure() \ | |
114 | __i915_inject_load_failure(__func__, __LINE__) | |
115 | ||
42a8ca4c JN |
116 | static inline const char *yesno(bool v) |
117 | { | |
118 | return v ? "yes" : "no"; | |
119 | } | |
120 | ||
87ad3212 JN |
121 | static inline const char *onoff(bool v) |
122 | { | |
123 | return v ? "on" : "off"; | |
124 | } | |
125 | ||
317c35d1 | 126 | enum pipe { |
752aa88a | 127 | INVALID_PIPE = -1, |
317c35d1 JB |
128 | PIPE_A = 0, |
129 | PIPE_B, | |
9db4a9c7 | 130 | PIPE_C, |
a57c774a AK |
131 | _PIPE_EDP, |
132 | I915_MAX_PIPES = _PIPE_EDP | |
317c35d1 | 133 | }; |
9db4a9c7 | 134 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 135 | |
a5c961d1 PZ |
136 | enum transcoder { |
137 | TRANSCODER_A = 0, | |
138 | TRANSCODER_B, | |
139 | TRANSCODER_C, | |
a57c774a | 140 | TRANSCODER_EDP, |
4d1de975 JN |
141 | TRANSCODER_DSI_A, |
142 | TRANSCODER_DSI_C, | |
a57c774a | 143 | I915_MAX_TRANSCODERS |
a5c961d1 | 144 | }; |
da205630 JN |
145 | |
146 | static inline const char *transcoder_name(enum transcoder transcoder) | |
147 | { | |
148 | switch (transcoder) { | |
149 | case TRANSCODER_A: | |
150 | return "A"; | |
151 | case TRANSCODER_B: | |
152 | return "B"; | |
153 | case TRANSCODER_C: | |
154 | return "C"; | |
155 | case TRANSCODER_EDP: | |
156 | return "EDP"; | |
4d1de975 JN |
157 | case TRANSCODER_DSI_A: |
158 | return "DSI A"; | |
159 | case TRANSCODER_DSI_C: | |
160 | return "DSI C"; | |
da205630 JN |
161 | default: |
162 | return "<invalid>"; | |
163 | } | |
164 | } | |
a5c961d1 | 165 | |
4d1de975 JN |
166 | static inline bool transcoder_is_dsi(enum transcoder transcoder) |
167 | { | |
168 | return transcoder == TRANSCODER_DSI_A || transcoder == TRANSCODER_DSI_C; | |
169 | } | |
170 | ||
84139d1e | 171 | /* |
31409e97 MR |
172 | * I915_MAX_PLANES in the enum below is the maximum (across all platforms) |
173 | * number of planes per CRTC. Not all platforms really have this many planes, | |
174 | * which means some arrays of size I915_MAX_PLANES may have unused entries | |
175 | * between the topmost sprite plane and the cursor plane. | |
84139d1e | 176 | */ |
80824003 JB |
177 | enum plane { |
178 | PLANE_A = 0, | |
179 | PLANE_B, | |
9db4a9c7 | 180 | PLANE_C, |
31409e97 MR |
181 | PLANE_CURSOR, |
182 | I915_MAX_PLANES, | |
80824003 | 183 | }; |
9db4a9c7 | 184 | #define plane_name(p) ((p) + 'A') |
52440211 | 185 | |
d615a166 | 186 | #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A') |
06da8da2 | 187 | |
2b139522 | 188 | enum port { |
03cdc1d4 | 189 | PORT_NONE = -1, |
2b139522 ED |
190 | PORT_A = 0, |
191 | PORT_B, | |
192 | PORT_C, | |
193 | PORT_D, | |
194 | PORT_E, | |
195 | I915_MAX_PORTS | |
196 | }; | |
197 | #define port_name(p) ((p) + 'A') | |
198 | ||
a09caddd | 199 | #define I915_NUM_PHYS_VLV 2 |
e4607fcf CML |
200 | |
201 | enum dpio_channel { | |
202 | DPIO_CH0, | |
203 | DPIO_CH1 | |
204 | }; | |
205 | ||
206 | enum dpio_phy { | |
207 | DPIO_PHY0, | |
208 | DPIO_PHY1 | |
209 | }; | |
210 | ||
b97186f0 PZ |
211 | enum intel_display_power_domain { |
212 | POWER_DOMAIN_PIPE_A, | |
213 | POWER_DOMAIN_PIPE_B, | |
214 | POWER_DOMAIN_PIPE_C, | |
215 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
216 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
217 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
218 | POWER_DOMAIN_TRANSCODER_A, | |
219 | POWER_DOMAIN_TRANSCODER_B, | |
220 | POWER_DOMAIN_TRANSCODER_C, | |
f52e353e | 221 | POWER_DOMAIN_TRANSCODER_EDP, |
4d1de975 JN |
222 | POWER_DOMAIN_TRANSCODER_DSI_A, |
223 | POWER_DOMAIN_TRANSCODER_DSI_C, | |
6331a704 PJ |
224 | POWER_DOMAIN_PORT_DDI_A_LANES, |
225 | POWER_DOMAIN_PORT_DDI_B_LANES, | |
226 | POWER_DOMAIN_PORT_DDI_C_LANES, | |
227 | POWER_DOMAIN_PORT_DDI_D_LANES, | |
228 | POWER_DOMAIN_PORT_DDI_E_LANES, | |
319be8ae ID |
229 | POWER_DOMAIN_PORT_DSI, |
230 | POWER_DOMAIN_PORT_CRT, | |
231 | POWER_DOMAIN_PORT_OTHER, | |
cdf8dd7f | 232 | POWER_DOMAIN_VGA, |
fbeeaa23 | 233 | POWER_DOMAIN_AUDIO, |
bd2bb1b9 | 234 | POWER_DOMAIN_PLLS, |
1407121a S |
235 | POWER_DOMAIN_AUX_A, |
236 | POWER_DOMAIN_AUX_B, | |
237 | POWER_DOMAIN_AUX_C, | |
238 | POWER_DOMAIN_AUX_D, | |
f0ab43e6 | 239 | POWER_DOMAIN_GMBUS, |
dfa57627 | 240 | POWER_DOMAIN_MODESET, |
baa70707 | 241 | POWER_DOMAIN_INIT, |
bddc7645 ID |
242 | |
243 | POWER_DOMAIN_NUM, | |
b97186f0 PZ |
244 | }; |
245 | ||
246 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) | |
247 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
248 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
f52e353e ID |
249 | #define POWER_DOMAIN_TRANSCODER(tran) \ |
250 | ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \ | |
251 | (tran) + POWER_DOMAIN_TRANSCODER_A) | |
b97186f0 | 252 | |
1d843f9d EE |
253 | enum hpd_pin { |
254 | HPD_NONE = 0, | |
1d843f9d EE |
255 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ |
256 | HPD_CRT, | |
257 | HPD_SDVO_B, | |
258 | HPD_SDVO_C, | |
cc24fcdc | 259 | HPD_PORT_A, |
1d843f9d EE |
260 | HPD_PORT_B, |
261 | HPD_PORT_C, | |
262 | HPD_PORT_D, | |
26951caf | 263 | HPD_PORT_E, |
1d843f9d EE |
264 | HPD_NUM_PINS |
265 | }; | |
266 | ||
c91711f9 JN |
267 | #define for_each_hpd_pin(__pin) \ |
268 | for ((__pin) = (HPD_NONE + 1); (__pin) < HPD_NUM_PINS; (__pin)++) | |
269 | ||
5fcece80 JN |
270 | struct i915_hotplug { |
271 | struct work_struct hotplug_work; | |
272 | ||
273 | struct { | |
274 | unsigned long last_jiffies; | |
275 | int count; | |
276 | enum { | |
277 | HPD_ENABLED = 0, | |
278 | HPD_DISABLED = 1, | |
279 | HPD_MARK_DISABLED = 2 | |
280 | } state; | |
281 | } stats[HPD_NUM_PINS]; | |
282 | u32 event_bits; | |
283 | struct delayed_work reenable_work; | |
284 | ||
285 | struct intel_digital_port *irq_port[I915_MAX_PORTS]; | |
286 | u32 long_port_mask; | |
287 | u32 short_port_mask; | |
288 | struct work_struct dig_port_work; | |
289 | ||
19625e85 L |
290 | struct work_struct poll_init_work; |
291 | bool poll_enabled; | |
292 | ||
5fcece80 JN |
293 | /* |
294 | * if we get a HPD irq from DP and a HPD irq from non-DP | |
295 | * the non-DP HPD could block the workqueue on a mode config | |
296 | * mutex getting, that userspace may have taken. However | |
297 | * userspace is waiting on the DP workqueue to run which is | |
298 | * blocked behind the non-DP one. | |
299 | */ | |
300 | struct workqueue_struct *dp_wq; | |
301 | }; | |
302 | ||
2a2d5482 CW |
303 | #define I915_GEM_GPU_DOMAINS \ |
304 | (I915_GEM_DOMAIN_RENDER | \ | |
305 | I915_GEM_DOMAIN_SAMPLER | \ | |
306 | I915_GEM_DOMAIN_COMMAND | \ | |
307 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
308 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 309 | |
055e393f DL |
310 | #define for_each_pipe(__dev_priv, __p) \ |
311 | for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) | |
6831f3e3 VS |
312 | #define for_each_pipe_masked(__dev_priv, __p, __mask) \ |
313 | for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) \ | |
314 | for_each_if ((__mask) & (1 << (__p))) | |
8b364b41 | 315 | #define for_each_universal_plane(__dev_priv, __pipe, __p) \ |
dd740780 DL |
316 | for ((__p) = 0; \ |
317 | (__p) < INTEL_INFO(__dev_priv)->num_sprites[(__pipe)] + 1; \ | |
318 | (__p)++) | |
3bdcfc0c DL |
319 | #define for_each_sprite(__dev_priv, __p, __s) \ |
320 | for ((__s) = 0; \ | |
321 | (__s) < INTEL_INFO(__dev_priv)->num_sprites[(__p)]; \ | |
322 | (__s)++) | |
9db4a9c7 | 323 | |
c3aeadc8 JN |
324 | #define for_each_port_masked(__port, __ports_mask) \ |
325 | for ((__port) = PORT_A; (__port) < I915_MAX_PORTS; (__port)++) \ | |
326 | for_each_if ((__ports_mask) & (1 << (__port))) | |
327 | ||
d79b814d | 328 | #define for_each_crtc(dev, crtc) \ |
91c8a326 | 329 | list_for_each_entry(crtc, &(dev)->mode_config.crtc_list, head) |
d79b814d | 330 | |
27321ae8 ML |
331 | #define for_each_intel_plane(dev, intel_plane) \ |
332 | list_for_each_entry(intel_plane, \ | |
91c8a326 | 333 | &(dev)->mode_config.plane_list, \ |
27321ae8 ML |
334 | base.head) |
335 | ||
c107acfe | 336 | #define for_each_intel_plane_mask(dev, intel_plane, plane_mask) \ |
91c8a326 CW |
337 | list_for_each_entry(intel_plane, \ |
338 | &(dev)->mode_config.plane_list, \ | |
c107acfe MR |
339 | base.head) \ |
340 | for_each_if ((plane_mask) & \ | |
341 | (1 << drm_plane_index(&intel_plane->base))) | |
342 | ||
262cd2e1 VS |
343 | #define for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) \ |
344 | list_for_each_entry(intel_plane, \ | |
345 | &(dev)->mode_config.plane_list, \ | |
346 | base.head) \ | |
95150bdf | 347 | for_each_if ((intel_plane)->pipe == (intel_crtc)->pipe) |
262cd2e1 | 348 | |
91c8a326 CW |
349 | #define for_each_intel_crtc(dev, intel_crtc) \ |
350 | list_for_each_entry(intel_crtc, \ | |
351 | &(dev)->mode_config.crtc_list, \ | |
352 | base.head) | |
d063ae48 | 353 | |
91c8a326 CW |
354 | #define for_each_intel_crtc_mask(dev, intel_crtc, crtc_mask) \ |
355 | list_for_each_entry(intel_crtc, \ | |
356 | &(dev)->mode_config.crtc_list, \ | |
357 | base.head) \ | |
98d39494 MR |
358 | for_each_if ((crtc_mask) & (1 << drm_crtc_index(&intel_crtc->base))) |
359 | ||
b2784e15 DL |
360 | #define for_each_intel_encoder(dev, intel_encoder) \ |
361 | list_for_each_entry(intel_encoder, \ | |
362 | &(dev)->mode_config.encoder_list, \ | |
363 | base.head) | |
364 | ||
3a3371ff ACO |
365 | #define for_each_intel_connector(dev, intel_connector) \ |
366 | list_for_each_entry(intel_connector, \ | |
91c8a326 | 367 | &(dev)->mode_config.connector_list, \ |
3a3371ff ACO |
368 | base.head) |
369 | ||
6c2b7c12 DV |
370 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
371 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
95150bdf | 372 | for_each_if ((intel_encoder)->base.crtc == (__crtc)) |
6c2b7c12 | 373 | |
53f5e3ca JB |
374 | #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \ |
375 | list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \ | |
95150bdf | 376 | for_each_if ((intel_connector)->base.encoder == (__encoder)) |
53f5e3ca | 377 | |
b04c5bd6 BF |
378 | #define for_each_power_domain(domain, mask) \ |
379 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
95150bdf | 380 | for_each_if ((1 << (domain)) & (mask)) |
b04c5bd6 | 381 | |
e7b903d2 | 382 | struct drm_i915_private; |
ad46cb53 | 383 | struct i915_mm_struct; |
5cc9ed4b | 384 | struct i915_mmu_object; |
e7b903d2 | 385 | |
a6f766f3 CW |
386 | struct drm_i915_file_private { |
387 | struct drm_i915_private *dev_priv; | |
388 | struct drm_file *file; | |
389 | ||
390 | struct { | |
391 | spinlock_t lock; | |
392 | struct list_head request_list; | |
d0bc54f2 CW |
393 | /* 20ms is a fairly arbitrary limit (greater than the average frame time) |
394 | * chosen to prevent the CPU getting more than a frame ahead of the GPU | |
395 | * (when using lax throttling for the frontbuffer). We also use it to | |
396 | * offer free GPU waitboosts for severely congested workloads. | |
397 | */ | |
398 | #define DRM_I915_THROTTLE_JIFFIES msecs_to_jiffies(20) | |
a6f766f3 CW |
399 | } mm; |
400 | struct idr context_idr; | |
401 | ||
2e1b8730 CW |
402 | struct intel_rps_client { |
403 | struct list_head link; | |
404 | unsigned boosts; | |
405 | } rps; | |
a6f766f3 | 406 | |
c80ff16e | 407 | unsigned int bsd_engine; |
a6f766f3 CW |
408 | }; |
409 | ||
e69d0bc1 DV |
410 | /* Used by dp and fdi links */ |
411 | struct intel_link_m_n { | |
412 | uint32_t tu; | |
413 | uint32_t gmch_m; | |
414 | uint32_t gmch_n; | |
415 | uint32_t link_m; | |
416 | uint32_t link_n; | |
417 | }; | |
418 | ||
419 | void intel_link_compute_m_n(int bpp, int nlanes, | |
420 | int pixel_clock, int link_clock, | |
421 | struct intel_link_m_n *m_n); | |
422 | ||
1da177e4 LT |
423 | /* Interface history: |
424 | * | |
425 | * 1.1: Original. | |
0d6aa60b DA |
426 | * 1.2: Add Power Management |
427 | * 1.3: Add vblank support | |
de227f5f | 428 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 429 | * 1.5: Add vblank pipe configuration |
2228ed67 MD |
430 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
431 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
432 | */ |
433 | #define DRIVER_MAJOR 1 | |
2228ed67 | 434 | #define DRIVER_MINOR 6 |
1da177e4 LT |
435 | #define DRIVER_PATCHLEVEL 0 |
436 | ||
0a3e67a4 JB |
437 | struct opregion_header; |
438 | struct opregion_acpi; | |
439 | struct opregion_swsci; | |
440 | struct opregion_asle; | |
441 | ||
8ee1c3db | 442 | struct intel_opregion { |
115719fc WD |
443 | struct opregion_header *header; |
444 | struct opregion_acpi *acpi; | |
445 | struct opregion_swsci *swsci; | |
ebde53c7 JN |
446 | u32 swsci_gbda_sub_functions; |
447 | u32 swsci_sbcb_sub_functions; | |
115719fc | 448 | struct opregion_asle *asle; |
04ebaadb | 449 | void *rvda; |
82730385 | 450 | const void *vbt; |
ada8f955 | 451 | u32 vbt_size; |
115719fc | 452 | u32 *lid_state; |
91a60f20 | 453 | struct work_struct asle_work; |
8ee1c3db | 454 | }; |
44834a67 | 455 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 456 | |
6ef3d427 CW |
457 | struct intel_overlay; |
458 | struct intel_overlay_error_state; | |
459 | ||
de151cf6 | 460 | struct drm_i915_fence_reg { |
a1e5afbe | 461 | struct list_head link; |
49ef5294 CW |
462 | struct drm_i915_private *i915; |
463 | struct i915_vma *vma; | |
1690e1eb | 464 | int pin_count; |
49ef5294 CW |
465 | int id; |
466 | /** | |
467 | * Whether the tiling parameters for the currently | |
468 | * associated fence register have changed. Note that | |
469 | * for the purposes of tracking tiling changes we also | |
470 | * treat the unfenced register, the register slot that | |
471 | * the object occupies whilst it executes a fenced | |
472 | * command (such as BLT on gen2/3), as a "fence". | |
473 | */ | |
474 | bool dirty; | |
de151cf6 | 475 | }; |
7c1c2871 | 476 | |
9b9d172d | 477 | struct sdvo_device_mapping { |
e957d772 | 478 | u8 initialized; |
9b9d172d | 479 | u8 dvo_port; |
480 | u8 slave_addr; | |
481 | u8 dvo_wiring; | |
e957d772 | 482 | u8 i2c_pin; |
b1083333 | 483 | u8 ddc_pin; |
9b9d172d | 484 | }; |
485 | ||
7bd688cd | 486 | struct intel_connector; |
820d2d77 | 487 | struct intel_encoder; |
5cec258b | 488 | struct intel_crtc_state; |
5724dbd1 | 489 | struct intel_initial_plane_config; |
0e8ffe1b | 490 | struct intel_crtc; |
ee9300bb DV |
491 | struct intel_limit; |
492 | struct dpll; | |
b8cecdf5 | 493 | |
e70236a8 | 494 | struct drm_i915_display_funcs { |
e70236a8 JB |
495 | int (*get_display_clock_speed)(struct drm_device *dev); |
496 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
e3bddded | 497 | int (*compute_pipe_wm)(struct intel_crtc_state *cstate); |
ed4a6a7c MR |
498 | int (*compute_intermediate_wm)(struct drm_device *dev, |
499 | struct intel_crtc *intel_crtc, | |
500 | struct intel_crtc_state *newstate); | |
501 | void (*initial_watermarks)(struct intel_crtc_state *cstate); | |
502 | void (*optimize_watermarks)(struct intel_crtc_state *cstate); | |
98d39494 | 503 | int (*compute_global_watermarks)(struct drm_atomic_state *state); |
46ba614c | 504 | void (*update_wm)(struct drm_crtc *crtc); |
27c329ed ML |
505 | int (*modeset_calc_cdclk)(struct drm_atomic_state *state); |
506 | void (*modeset_commit_cdclk)(struct drm_atomic_state *state); | |
0e8ffe1b DV |
507 | /* Returns the active state of the crtc, and if the crtc is active, |
508 | * fills out the pipe-config with the hw state. */ | |
509 | bool (*get_pipe_config)(struct intel_crtc *, | |
5cec258b | 510 | struct intel_crtc_state *); |
5724dbd1 DL |
511 | void (*get_initial_plane_config)(struct intel_crtc *, |
512 | struct intel_initial_plane_config *); | |
190f68c5 ACO |
513 | int (*crtc_compute_clock)(struct intel_crtc *crtc, |
514 | struct intel_crtc_state *crtc_state); | |
4a806558 ML |
515 | void (*crtc_enable)(struct intel_crtc_state *pipe_config, |
516 | struct drm_atomic_state *old_state); | |
517 | void (*crtc_disable)(struct intel_crtc_state *old_crtc_state, | |
518 | struct drm_atomic_state *old_state); | |
896e5bb0 L |
519 | void (*update_crtcs)(struct drm_atomic_state *state, |
520 | unsigned int *crtc_vblank_mask); | |
69bfe1a9 JN |
521 | void (*audio_codec_enable)(struct drm_connector *connector, |
522 | struct intel_encoder *encoder, | |
5e7234c9 | 523 | const struct drm_display_mode *adjusted_mode); |
69bfe1a9 | 524 | void (*audio_codec_disable)(struct intel_encoder *encoder); |
674cf967 | 525 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 526 | void (*init_clock_gating)(struct drm_device *dev); |
5a21b665 DV |
527 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
528 | struct drm_framebuffer *fb, | |
529 | struct drm_i915_gem_object *obj, | |
530 | struct drm_i915_gem_request *req, | |
531 | uint32_t flags); | |
91d14251 | 532 | void (*hpd_irq_setup)(struct drm_i915_private *dev_priv); |
e70236a8 JB |
533 | /* clock updates for mode set */ |
534 | /* cursor updates */ | |
535 | /* render clock increase/decrease */ | |
536 | /* display clock increase/decrease */ | |
537 | /* pll clock increase/decrease */ | |
8563b1e8 | 538 | |
b95c5321 ML |
539 | void (*load_csc_matrix)(struct drm_crtc_state *crtc_state); |
540 | void (*load_luts)(struct drm_crtc_state *crtc_state); | |
e70236a8 JB |
541 | }; |
542 | ||
48c1026a MK |
543 | enum forcewake_domain_id { |
544 | FW_DOMAIN_ID_RENDER = 0, | |
545 | FW_DOMAIN_ID_BLITTER, | |
546 | FW_DOMAIN_ID_MEDIA, | |
547 | ||
548 | FW_DOMAIN_ID_COUNT | |
549 | }; | |
550 | ||
551 | enum forcewake_domains { | |
552 | FORCEWAKE_RENDER = (1 << FW_DOMAIN_ID_RENDER), | |
553 | FORCEWAKE_BLITTER = (1 << FW_DOMAIN_ID_BLITTER), | |
554 | FORCEWAKE_MEDIA = (1 << FW_DOMAIN_ID_MEDIA), | |
555 | FORCEWAKE_ALL = (FORCEWAKE_RENDER | | |
556 | FORCEWAKE_BLITTER | | |
557 | FORCEWAKE_MEDIA) | |
558 | }; | |
559 | ||
3756685a TU |
560 | #define FW_REG_READ (1) |
561 | #define FW_REG_WRITE (2) | |
562 | ||
563 | enum forcewake_domains | |
564 | intel_uncore_forcewake_for_reg(struct drm_i915_private *dev_priv, | |
565 | i915_reg_t reg, unsigned int op); | |
566 | ||
907b28c5 | 567 | struct intel_uncore_funcs { |
c8d9a590 | 568 | void (*force_wake_get)(struct drm_i915_private *dev_priv, |
48c1026a | 569 | enum forcewake_domains domains); |
c8d9a590 | 570 | void (*force_wake_put)(struct drm_i915_private *dev_priv, |
48c1026a | 571 | enum forcewake_domains domains); |
0b274481 | 572 | |
f0f59a00 VS |
573 | uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); |
574 | uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); | |
575 | uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); | |
576 | uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, i915_reg_t r, bool trace); | |
0b274481 | 577 | |
f0f59a00 | 578 | void (*mmio_writeb)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 579 | uint8_t val, bool trace); |
f0f59a00 | 580 | void (*mmio_writew)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 581 | uint16_t val, bool trace); |
f0f59a00 | 582 | void (*mmio_writel)(struct drm_i915_private *dev_priv, i915_reg_t r, |
0b274481 | 583 | uint32_t val, bool trace); |
990bbdad CW |
584 | }; |
585 | ||
15157970 TU |
586 | struct intel_forcewake_range { |
587 | u32 start; | |
588 | u32 end; | |
589 | ||
590 | enum forcewake_domains domains; | |
591 | }; | |
592 | ||
907b28c5 CW |
593 | struct intel_uncore { |
594 | spinlock_t lock; /** lock is also taken in irq contexts. */ | |
595 | ||
15157970 TU |
596 | const struct intel_forcewake_range *fw_domains_table; |
597 | unsigned int fw_domains_table_entries; | |
598 | ||
907b28c5 CW |
599 | struct intel_uncore_funcs funcs; |
600 | ||
601 | unsigned fifo_count; | |
003342a5 | 602 | |
48c1026a | 603 | enum forcewake_domains fw_domains; |
003342a5 | 604 | enum forcewake_domains fw_domains_active; |
b2cff0db CW |
605 | |
606 | struct intel_uncore_forcewake_domain { | |
607 | struct drm_i915_private *i915; | |
48c1026a | 608 | enum forcewake_domain_id id; |
33c582c1 | 609 | enum forcewake_domains mask; |
b2cff0db | 610 | unsigned wake_count; |
a57a4a67 | 611 | struct hrtimer timer; |
f0f59a00 | 612 | i915_reg_t reg_set; |
05a2fb15 MK |
613 | u32 val_set; |
614 | u32 val_clear; | |
f0f59a00 VS |
615 | i915_reg_t reg_ack; |
616 | i915_reg_t reg_post; | |
05a2fb15 | 617 | u32 val_reset; |
b2cff0db | 618 | } fw_domain[FW_DOMAIN_ID_COUNT]; |
75714940 MK |
619 | |
620 | int unclaimed_mmio_check; | |
b2cff0db CW |
621 | }; |
622 | ||
623 | /* Iterate over initialised fw domains */ | |
33c582c1 TU |
624 | #define for_each_fw_domain_masked(domain__, mask__, dev_priv__) \ |
625 | for ((domain__) = &(dev_priv__)->uncore.fw_domain[0]; \ | |
626 | (domain__) < &(dev_priv__)->uncore.fw_domain[FW_DOMAIN_ID_COUNT]; \ | |
627 | (domain__)++) \ | |
628 | for_each_if ((mask__) & (domain__)->mask) | |
629 | ||
630 | #define for_each_fw_domain(domain__, dev_priv__) \ | |
631 | for_each_fw_domain_masked(domain__, FORCEWAKE_ALL, dev_priv__) | |
907b28c5 | 632 | |
b6e7d894 DL |
633 | #define CSR_VERSION(major, minor) ((major) << 16 | (minor)) |
634 | #define CSR_VERSION_MAJOR(version) ((version) >> 16) | |
635 | #define CSR_VERSION_MINOR(version) ((version) & 0xffff) | |
636 | ||
eb805623 | 637 | struct intel_csr { |
8144ac59 | 638 | struct work_struct work; |
eb805623 | 639 | const char *fw_path; |
a7f749f9 | 640 | uint32_t *dmc_payload; |
eb805623 | 641 | uint32_t dmc_fw_size; |
b6e7d894 | 642 | uint32_t version; |
eb805623 | 643 | uint32_t mmio_count; |
f0f59a00 | 644 | i915_reg_t mmioaddr[8]; |
eb805623 | 645 | uint32_t mmiodata[8]; |
832dba88 | 646 | uint32_t dc_state; |
a37baf3b | 647 | uint32_t allowed_dc_mask; |
eb805623 DV |
648 | }; |
649 | ||
604db650 | 650 | #define DEV_INFO_FOR_EACH_FLAG(func) \ |
566c56a4 | 651 | /* Keep is_* in chronological order */ \ |
604db650 JL |
652 | func(is_mobile); \ |
653 | func(is_i85x); \ | |
654 | func(is_i915g); \ | |
655 | func(is_i945gm); \ | |
656 | func(is_g33); \ | |
604db650 JL |
657 | func(is_g4x); \ |
658 | func(is_pineview); \ | |
659 | func(is_broadwater); \ | |
660 | func(is_crestline); \ | |
661 | func(is_ivybridge); \ | |
662 | func(is_valleyview); \ | |
663 | func(is_cherryview); \ | |
664 | func(is_haswell); \ | |
665 | func(is_broadwell); \ | |
666 | func(is_skylake); \ | |
667 | func(is_broxton); \ | |
668 | func(is_kabylake); \ | |
669 | func(is_preliminary); \ | |
566c56a4 | 670 | /* Keep has_* in alphabetical order */ \ |
604db650 | 671 | func(has_csr); \ |
566c56a4 | 672 | func(has_ddi); \ |
604db650 | 673 | func(has_dp_mst); \ |
566c56a4 JL |
674 | func(has_fbc); \ |
675 | func(has_fpga_dbg); \ | |
604db650 | 676 | func(has_gmbus_irq); \ |
604db650 JL |
677 | func(has_gmch_display); \ |
678 | func(has_guc); \ | |
604db650 | 679 | func(has_hotplug); \ |
566c56a4 JL |
680 | func(has_hw_contexts); \ |
681 | func(has_l3_dpf); \ | |
604db650 | 682 | func(has_llc); \ |
566c56a4 JL |
683 | func(has_logical_ring_contexts); \ |
684 | func(has_overlay); \ | |
685 | func(has_pipe_cxsr); \ | |
686 | func(has_pooled_eu); \ | |
687 | func(has_psr); \ | |
688 | func(has_rc6); \ | |
689 | func(has_rc6p); \ | |
690 | func(has_resource_streamer); \ | |
691 | func(has_runtime_pm); \ | |
604db650 | 692 | func(has_snoop); \ |
566c56a4 JL |
693 | func(cursor_needs_physical); \ |
694 | func(hws_needs_physical); \ | |
695 | func(overlay_needs_physical); \ | |
696 | func(supports_tv) | |
c96ea64e | 697 | |
915490d5 | 698 | struct sseu_dev_info { |
f08a0c92 | 699 | u8 slice_mask; |
57ec171e | 700 | u8 subslice_mask; |
915490d5 ID |
701 | u8 eu_total; |
702 | u8 eu_per_subslice; | |
43b67998 ID |
703 | u8 min_eu_in_pool; |
704 | /* For each slice, which subslice(s) has(have) 7 EUs (bitfield)? */ | |
705 | u8 subslice_7eu[3]; | |
706 | u8 has_slice_pg:1; | |
707 | u8 has_subslice_pg:1; | |
708 | u8 has_eu_pg:1; | |
915490d5 ID |
709 | }; |
710 | ||
57ec171e ID |
711 | static inline unsigned int sseu_subslice_total(const struct sseu_dev_info *sseu) |
712 | { | |
713 | return hweight8(sseu->slice_mask) * hweight8(sseu->subslice_mask); | |
714 | } | |
715 | ||
cfdf1fa2 | 716 | struct intel_device_info { |
10fce67a | 717 | u32 display_mmio_offset; |
87f1f465 | 718 | u16 device_id; |
ac208a8b | 719 | u8 num_pipes; |
d615a166 | 720 | u8 num_sprites[I915_MAX_PIPES]; |
c96c3a8c | 721 | u8 gen; |
ae5702d2 | 722 | u16 gen_mask; |
73ae478c | 723 | u8 ring_mask; /* Rings supported by the HW */ |
c1bb1145 | 724 | u8 num_rings; |
604db650 JL |
725 | #define DEFINE_FLAG(name) u8 name:1 |
726 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG); | |
727 | #undef DEFINE_FLAG | |
6f3fff60 | 728 | u16 ddb_size; /* in blocks */ |
a57c774a AK |
729 | /* Register offsets for the various display pipes and transcoders */ |
730 | int pipe_offsets[I915_MAX_TRANSCODERS]; | |
731 | int trans_offsets[I915_MAX_TRANSCODERS]; | |
a57c774a | 732 | int palette_offsets[I915_MAX_PIPES]; |
5efb3e28 | 733 | int cursor_offsets[I915_MAX_PIPES]; |
3873218f JM |
734 | |
735 | /* Slice/subslice/EU info */ | |
43b67998 | 736 | struct sseu_dev_info sseu; |
82cf435b LL |
737 | |
738 | struct color_luts { | |
739 | u16 degamma_lut_size; | |
740 | u16 gamma_lut_size; | |
741 | } color; | |
cfdf1fa2 KH |
742 | }; |
743 | ||
2bd160a1 CW |
744 | struct intel_display_error_state; |
745 | ||
746 | struct drm_i915_error_state { | |
747 | struct kref ref; | |
748 | struct timeval time; | |
de867c20 CW |
749 | struct timeval boottime; |
750 | struct timeval uptime; | |
2bd160a1 | 751 | |
9f267eb8 CW |
752 | struct drm_i915_private *i915; |
753 | ||
2bd160a1 CW |
754 | char error_msg[128]; |
755 | bool simulated; | |
756 | int iommu; | |
757 | u32 reset_count; | |
758 | u32 suspend_count; | |
759 | struct intel_device_info device_info; | |
760 | ||
761 | /* Generic register state */ | |
762 | u32 eir; | |
763 | u32 pgtbl_er; | |
764 | u32 ier; | |
765 | u32 gtier[4]; | |
766 | u32 ccid; | |
767 | u32 derrmr; | |
768 | u32 forcewake; | |
769 | u32 error; /* gen6+ */ | |
770 | u32 err_int; /* gen7 */ | |
771 | u32 fault_data0; /* gen8, gen9 */ | |
772 | u32 fault_data1; /* gen8, gen9 */ | |
773 | u32 done_reg; | |
774 | u32 gac_eco; | |
775 | u32 gam_ecochk; | |
776 | u32 gab_ctl; | |
777 | u32 gfx_mode; | |
d636951e | 778 | |
2bd160a1 CW |
779 | u64 fence[I915_MAX_NUM_FENCES]; |
780 | struct intel_overlay_error_state *overlay; | |
781 | struct intel_display_error_state *display; | |
51d545d0 | 782 | struct drm_i915_error_object *semaphore; |
27b85bea | 783 | struct drm_i915_error_object *guc_log; |
2bd160a1 CW |
784 | |
785 | struct drm_i915_error_engine { | |
786 | int engine_id; | |
787 | /* Software tracked state */ | |
788 | bool waiting; | |
789 | int num_waiters; | |
790 | int hangcheck_score; | |
791 | enum intel_engine_hangcheck_action hangcheck_action; | |
792 | struct i915_address_space *vm; | |
793 | int num_requests; | |
794 | ||
cdb324bd CW |
795 | /* position of active request inside the ring */ |
796 | u32 rq_head, rq_post, rq_tail; | |
797 | ||
2bd160a1 CW |
798 | /* our own tracking of ring head and tail */ |
799 | u32 cpu_ring_head; | |
800 | u32 cpu_ring_tail; | |
801 | ||
802 | u32 last_seqno; | |
803 | u32 semaphore_seqno[I915_NUM_ENGINES - 1]; | |
804 | ||
805 | /* Register state */ | |
806 | u32 start; | |
807 | u32 tail; | |
808 | u32 head; | |
809 | u32 ctl; | |
21a2c58a | 810 | u32 mode; |
2bd160a1 CW |
811 | u32 hws; |
812 | u32 ipeir; | |
813 | u32 ipehr; | |
2bd160a1 CW |
814 | u32 bbstate; |
815 | u32 instpm; | |
816 | u32 instps; | |
817 | u32 seqno; | |
818 | u64 bbaddr; | |
819 | u64 acthd; | |
820 | u32 fault_reg; | |
821 | u64 faddr; | |
822 | u32 rc_psmi; /* sleep state */ | |
823 | u32 semaphore_mboxes[I915_NUM_ENGINES - 1]; | |
d636951e | 824 | struct intel_instdone instdone; |
2bd160a1 CW |
825 | |
826 | struct drm_i915_error_object { | |
2bd160a1 | 827 | u64 gtt_offset; |
03382dfb | 828 | u64 gtt_size; |
0a97015d CW |
829 | int page_count; |
830 | int unused; | |
2bd160a1 CW |
831 | u32 *pages[0]; |
832 | } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page; | |
833 | ||
834 | struct drm_i915_error_object *wa_ctx; | |
835 | ||
836 | struct drm_i915_error_request { | |
837 | long jiffies; | |
c84455b4 | 838 | pid_t pid; |
35ca039e | 839 | u32 context; |
2bd160a1 CW |
840 | u32 seqno; |
841 | u32 head; | |
842 | u32 tail; | |
35ca039e | 843 | } *requests, execlist[2]; |
2bd160a1 CW |
844 | |
845 | struct drm_i915_error_waiter { | |
846 | char comm[TASK_COMM_LEN]; | |
847 | pid_t pid; | |
848 | u32 seqno; | |
849 | } *waiters; | |
850 | ||
851 | struct { | |
852 | u32 gfx_mode; | |
853 | union { | |
854 | u64 pdp[4]; | |
855 | u32 pp_dir_base; | |
856 | }; | |
857 | } vm_info; | |
858 | ||
859 | pid_t pid; | |
860 | char comm[TASK_COMM_LEN]; | |
861 | } engine[I915_NUM_ENGINES]; | |
862 | ||
863 | struct drm_i915_error_buffer { | |
864 | u32 size; | |
865 | u32 name; | |
866 | u32 rseqno[I915_NUM_ENGINES], wseqno; | |
867 | u64 gtt_offset; | |
868 | u32 read_domains; | |
869 | u32 write_domain; | |
870 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; | |
871 | u32 tiling:2; | |
872 | u32 dirty:1; | |
873 | u32 purgeable:1; | |
874 | u32 userptr:1; | |
875 | s32 engine:4; | |
876 | u32 cache_level:3; | |
877 | } *active_bo[I915_NUM_ENGINES], *pinned_bo; | |
878 | u32 active_bo_count[I915_NUM_ENGINES], pinned_bo_count; | |
879 | struct i915_address_space *active_vm[I915_NUM_ENGINES]; | |
880 | }; | |
881 | ||
7faf1ab2 DV |
882 | enum i915_cache_level { |
883 | I915_CACHE_NONE = 0, | |
350ec881 CW |
884 | I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */ |
885 | I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc | |
886 | caches, eg sampler/render caches, and the | |
887 | large Last-Level-Cache. LLC is coherent with | |
888 | the CPU, but L3 is only visible to the GPU. */ | |
651d794f | 889 | I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */ |
7faf1ab2 DV |
890 | }; |
891 | ||
e59ec13d MK |
892 | struct i915_ctx_hang_stats { |
893 | /* This context had batch pending when hang was declared */ | |
894 | unsigned batch_pending; | |
895 | ||
896 | /* This context had batch active when hang was declared */ | |
897 | unsigned batch_active; | |
be62acb4 MK |
898 | |
899 | /* Time when this context was last blamed for a GPU reset */ | |
900 | unsigned long guilty_ts; | |
901 | ||
676fa572 CW |
902 | /* If the contexts causes a second GPU hang within this time, |
903 | * it is permanently banned from submitting any more work. | |
904 | */ | |
905 | unsigned long ban_period_seconds; | |
906 | ||
be62acb4 MK |
907 | /* This context is banned to submit more work */ |
908 | bool banned; | |
e59ec13d | 909 | }; |
40521054 BW |
910 | |
911 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
821d66dd | 912 | #define DEFAULT_CONTEXT_HANDLE 0 |
b1b38278 | 913 | |
31b7a88d | 914 | /** |
e2efd130 | 915 | * struct i915_gem_context - as the name implies, represents a context. |
31b7a88d OM |
916 | * @ref: reference count. |
917 | * @user_handle: userspace tracking identity for this context. | |
918 | * @remap_slice: l3 row remapping information. | |
b1b38278 DW |
919 | * @flags: context specific flags: |
920 | * CONTEXT_NO_ZEROMAP: do not allow mapping things to page 0. | |
31b7a88d OM |
921 | * @file_priv: filp associated with this context (NULL for global default |
922 | * context). | |
923 | * @hang_stats: information about the role of this context in possible GPU | |
924 | * hangs. | |
7df113e4 | 925 | * @ppgtt: virtual memory space used by this context. |
31b7a88d OM |
926 | * @legacy_hw_ctx: render context backing object and whether it is correctly |
927 | * initialized (legacy ring submission mechanism only). | |
928 | * @link: link in the global list of contexts. | |
929 | * | |
930 | * Contexts are memory images used by the hardware to store copies of their | |
931 | * internal state. | |
932 | */ | |
e2efd130 | 933 | struct i915_gem_context { |
dce3271b | 934 | struct kref ref; |
9ea4feec | 935 | struct drm_i915_private *i915; |
40521054 | 936 | struct drm_i915_file_private *file_priv; |
ae6c4806 | 937 | struct i915_hw_ppgtt *ppgtt; |
c84455b4 | 938 | struct pid *pid; |
a33afea5 | 939 | |
8d59bc6a CW |
940 | struct i915_ctx_hang_stats hang_stats; |
941 | ||
8d59bc6a | 942 | unsigned long flags; |
bc3d6744 CW |
943 | #define CONTEXT_NO_ZEROMAP BIT(0) |
944 | #define CONTEXT_NO_ERROR_CAPTURE BIT(1) | |
0be81156 DG |
945 | |
946 | /* Unique identifier for this context, used by the hw for tracking */ | |
947 | unsigned int hw_id; | |
8d59bc6a | 948 | u32 user_handle; |
5d1808ec | 949 | |
0cb26a8e CW |
950 | u32 ggtt_alignment; |
951 | ||
9021ad03 | 952 | struct intel_context { |
bf3783e5 | 953 | struct i915_vma *state; |
7e37f889 | 954 | struct intel_ring *ring; |
82352e90 | 955 | uint32_t *lrc_reg_state; |
8d59bc6a CW |
956 | u64 lrc_desc; |
957 | int pin_count; | |
24f1d3cc | 958 | bool initialised; |
666796da | 959 | } engine[I915_NUM_ENGINES]; |
bcd794c2 | 960 | u32 ring_size; |
c01fc532 | 961 | u32 desc_template; |
3c7ba635 | 962 | struct atomic_notifier_head status_notifier; |
80a9a8db | 963 | bool execlists_force_single_submission; |
c9e003af | 964 | |
a33afea5 | 965 | struct list_head link; |
8d59bc6a CW |
966 | |
967 | u8 remap_slice; | |
50e046b6 | 968 | bool closed:1; |
40521054 BW |
969 | }; |
970 | ||
a4001f1b PZ |
971 | enum fb_op_origin { |
972 | ORIGIN_GTT, | |
973 | ORIGIN_CPU, | |
974 | ORIGIN_CS, | |
975 | ORIGIN_FLIP, | |
74b4ea1e | 976 | ORIGIN_DIRTYFB, |
a4001f1b PZ |
977 | }; |
978 | ||
ab34a7e8 | 979 | struct intel_fbc { |
25ad93fd PZ |
980 | /* This is always the inner lock when overlapping with struct_mutex and |
981 | * it's the outer lock when overlapping with stolen_lock. */ | |
982 | struct mutex lock; | |
5e59f717 | 983 | unsigned threshold; |
dbef0f15 PZ |
984 | unsigned int possible_framebuffer_bits; |
985 | unsigned int busy_bits; | |
010cf73d | 986 | unsigned int visible_pipes_mask; |
e35fef21 | 987 | struct intel_crtc *crtc; |
5c3fe8b0 | 988 | |
c4213885 | 989 | struct drm_mm_node compressed_fb; |
5c3fe8b0 BW |
990 | struct drm_mm_node *compressed_llb; |
991 | ||
da46f936 RV |
992 | bool false_color; |
993 | ||
d029bcad | 994 | bool enabled; |
0e631adc | 995 | bool active; |
9adccc60 | 996 | |
61a585d6 PZ |
997 | bool underrun_detected; |
998 | struct work_struct underrun_work; | |
999 | ||
aaf78d27 PZ |
1000 | struct intel_fbc_state_cache { |
1001 | struct { | |
1002 | unsigned int mode_flags; | |
1003 | uint32_t hsw_bdw_pixel_rate; | |
1004 | } crtc; | |
1005 | ||
1006 | struct { | |
1007 | unsigned int rotation; | |
1008 | int src_w; | |
1009 | int src_h; | |
1010 | bool visible; | |
1011 | } plane; | |
1012 | ||
1013 | struct { | |
1014 | u64 ilk_ggtt_offset; | |
aaf78d27 PZ |
1015 | uint32_t pixel_format; |
1016 | unsigned int stride; | |
1017 | int fence_reg; | |
1018 | unsigned int tiling_mode; | |
1019 | } fb; | |
1020 | } state_cache; | |
1021 | ||
b183b3f1 PZ |
1022 | struct intel_fbc_reg_params { |
1023 | struct { | |
1024 | enum pipe pipe; | |
1025 | enum plane plane; | |
1026 | unsigned int fence_y_offset; | |
1027 | } crtc; | |
1028 | ||
1029 | struct { | |
1030 | u64 ggtt_offset; | |
b183b3f1 PZ |
1031 | uint32_t pixel_format; |
1032 | unsigned int stride; | |
1033 | int fence_reg; | |
1034 | } fb; | |
1035 | ||
1036 | int cfb_size; | |
1037 | } params; | |
1038 | ||
5c3fe8b0 | 1039 | struct intel_fbc_work { |
128d7356 | 1040 | bool scheduled; |
ca18d51d | 1041 | u32 scheduled_vblank; |
128d7356 | 1042 | struct work_struct work; |
128d7356 | 1043 | } work; |
5c3fe8b0 | 1044 | |
bf6189c6 | 1045 | const char *no_fbc_reason; |
b5e50c3f JB |
1046 | }; |
1047 | ||
96178eeb VK |
1048 | /** |
1049 | * HIGH_RR is the highest eDP panel refresh rate read from EDID | |
1050 | * LOW_RR is the lowest eDP panel refresh rate found from EDID | |
1051 | * parsing for same resolution. | |
1052 | */ | |
1053 | enum drrs_refresh_rate_type { | |
1054 | DRRS_HIGH_RR, | |
1055 | DRRS_LOW_RR, | |
1056 | DRRS_MAX_RR, /* RR count */ | |
1057 | }; | |
1058 | ||
1059 | enum drrs_support_type { | |
1060 | DRRS_NOT_SUPPORTED = 0, | |
1061 | STATIC_DRRS_SUPPORT = 1, | |
1062 | SEAMLESS_DRRS_SUPPORT = 2 | |
439d7ac0 PB |
1063 | }; |
1064 | ||
2807cf69 | 1065 | struct intel_dp; |
96178eeb VK |
1066 | struct i915_drrs { |
1067 | struct mutex mutex; | |
1068 | struct delayed_work work; | |
1069 | struct intel_dp *dp; | |
1070 | unsigned busy_frontbuffer_bits; | |
1071 | enum drrs_refresh_rate_type refresh_rate_type; | |
1072 | enum drrs_support_type type; | |
1073 | }; | |
1074 | ||
a031d709 | 1075 | struct i915_psr { |
f0355c4a | 1076 | struct mutex lock; |
a031d709 RV |
1077 | bool sink_support; |
1078 | bool source_ok; | |
2807cf69 | 1079 | struct intel_dp *enabled; |
7c8f8a70 RV |
1080 | bool active; |
1081 | struct delayed_work work; | |
9ca15301 | 1082 | unsigned busy_frontbuffer_bits; |
474d1ec4 SJ |
1083 | bool psr2_support; |
1084 | bool aux_frame_sync; | |
60e5ffe3 | 1085 | bool link_standby; |
3f51e471 | 1086 | }; |
5c3fe8b0 | 1087 | |
3bad0781 | 1088 | enum intel_pch { |
f0350830 | 1089 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
1090 | PCH_IBX, /* Ibexpeak PCH */ |
1091 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 1092 | PCH_LPT, /* Lynxpoint PCH */ |
e7e7ea20 | 1093 | PCH_SPT, /* Sunrisepoint PCH */ |
22dea0be | 1094 | PCH_KBP, /* Kabypoint PCH */ |
40c7ead9 | 1095 | PCH_NOP, |
3bad0781 ZW |
1096 | }; |
1097 | ||
988d6ee8 PZ |
1098 | enum intel_sbi_destination { |
1099 | SBI_ICLK, | |
1100 | SBI_MPHY, | |
1101 | }; | |
1102 | ||
b690e96c | 1103 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 1104 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 1105 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
9c72cc6f | 1106 | #define QUIRK_BACKLIGHT_PRESENT (1<<3) |
b6b5d049 | 1107 | #define QUIRK_PIPEB_FORCE (1<<4) |
656bfa3a | 1108 | #define QUIRK_PIN_SWIZZLED_PAGES (1<<5) |
b690e96c | 1109 | |
8be48d92 | 1110 | struct intel_fbdev; |
1630fe75 | 1111 | struct intel_fbc_work; |
38651674 | 1112 | |
c2b9152f DV |
1113 | struct intel_gmbus { |
1114 | struct i2c_adapter adapter; | |
3e4d44e0 | 1115 | #define GMBUS_FORCE_BIT_RETRY (1U << 31) |
f2ce9faf | 1116 | u32 force_bit; |
c2b9152f | 1117 | u32 reg0; |
f0f59a00 | 1118 | i915_reg_t gpio_reg; |
c167a6fc | 1119 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
1120 | struct drm_i915_private *dev_priv; |
1121 | }; | |
1122 | ||
f4c956ad | 1123 | struct i915_suspend_saved_registers { |
e948e994 | 1124 | u32 saveDSPARB; |
ba8bbcf6 | 1125 | u32 saveFBC_CONTROL; |
1f84e550 | 1126 | u32 saveCACHE_MODE_0; |
1f84e550 | 1127 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
1128 | u32 saveSWF0[16]; |
1129 | u32 saveSWF1[16]; | |
85fa792b | 1130 | u32 saveSWF3[3]; |
4b9de737 | 1131 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
cda2bb78 | 1132 | u32 savePCH_PORT_HOTPLUG; |
9f49c376 | 1133 | u16 saveGCDGMBUS; |
f4c956ad | 1134 | }; |
c85aa885 | 1135 | |
ddeea5b0 ID |
1136 | struct vlv_s0ix_state { |
1137 | /* GAM */ | |
1138 | u32 wr_watermark; | |
1139 | u32 gfx_prio_ctrl; | |
1140 | u32 arb_mode; | |
1141 | u32 gfx_pend_tlb0; | |
1142 | u32 gfx_pend_tlb1; | |
1143 | u32 lra_limits[GEN7_LRA_LIMITS_REG_NUM]; | |
1144 | u32 media_max_req_count; | |
1145 | u32 gfx_max_req_count; | |
1146 | u32 render_hwsp; | |
1147 | u32 ecochk; | |
1148 | u32 bsd_hwsp; | |
1149 | u32 blt_hwsp; | |
1150 | u32 tlb_rd_addr; | |
1151 | ||
1152 | /* MBC */ | |
1153 | u32 g3dctl; | |
1154 | u32 gsckgctl; | |
1155 | u32 mbctl; | |
1156 | ||
1157 | /* GCP */ | |
1158 | u32 ucgctl1; | |
1159 | u32 ucgctl3; | |
1160 | u32 rcgctl1; | |
1161 | u32 rcgctl2; | |
1162 | u32 rstctl; | |
1163 | u32 misccpctl; | |
1164 | ||
1165 | /* GPM */ | |
1166 | u32 gfxpause; | |
1167 | u32 rpdeuhwtc; | |
1168 | u32 rpdeuc; | |
1169 | u32 ecobus; | |
1170 | u32 pwrdwnupctl; | |
1171 | u32 rp_down_timeout; | |
1172 | u32 rp_deucsw; | |
1173 | u32 rcubmabdtmr; | |
1174 | u32 rcedata; | |
1175 | u32 spare2gh; | |
1176 | ||
1177 | /* Display 1 CZ domain */ | |
1178 | u32 gt_imr; | |
1179 | u32 gt_ier; | |
1180 | u32 pm_imr; | |
1181 | u32 pm_ier; | |
1182 | u32 gt_scratch[GEN7_GT_SCRATCH_REG_NUM]; | |
1183 | ||
1184 | /* GT SA CZ domain */ | |
1185 | u32 tilectl; | |
1186 | u32 gt_fifoctl; | |
1187 | u32 gtlc_wake_ctrl; | |
1188 | u32 gtlc_survive; | |
1189 | u32 pmwgicz; | |
1190 | ||
1191 | /* Display 2 CZ domain */ | |
1192 | u32 gu_ctl0; | |
1193 | u32 gu_ctl1; | |
9c25210f | 1194 | u32 pcbr; |
ddeea5b0 ID |
1195 | u32 clock_gate_dis2; |
1196 | }; | |
1197 | ||
bf225f20 CW |
1198 | struct intel_rps_ei { |
1199 | u32 cz_clock; | |
1200 | u32 render_c0; | |
1201 | u32 media_c0; | |
31685c25 D |
1202 | }; |
1203 | ||
c85aa885 | 1204 | struct intel_gen6_power_mgmt { |
d4d70aa5 ID |
1205 | /* |
1206 | * work, interrupts_enabled and pm_iir are protected by | |
1207 | * dev_priv->irq_lock | |
1208 | */ | |
c85aa885 | 1209 | struct work_struct work; |
d4d70aa5 | 1210 | bool interrupts_enabled; |
c85aa885 | 1211 | u32 pm_iir; |
59cdb63d | 1212 | |
b20e3cfe | 1213 | /* PM interrupt bits that should never be masked */ |
1800ad25 SAK |
1214 | u32 pm_intr_keep; |
1215 | ||
b39fb297 BW |
1216 | /* Frequencies are stored in potentially platform dependent multiples. |
1217 | * In other words, *_freq needs to be multiplied by X to be interesting. | |
1218 | * Soft limits are those which are used for the dynamic reclocking done | |
1219 | * by the driver (raise frequencies under heavy loads, and lower for | |
1220 | * lighter loads). Hard limits are those imposed by the hardware. | |
1221 | * | |
1222 | * A distinction is made for overclocking, which is never enabled by | |
1223 | * default, and is considered to be above the hard limit if it's | |
1224 | * possible at all. | |
1225 | */ | |
1226 | u8 cur_freq; /* Current frequency (cached, may not == HW) */ | |
1227 | u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */ | |
1228 | u8 max_freq_softlimit; /* Max frequency permitted by the driver */ | |
1229 | u8 max_freq; /* Maximum frequency, RP0 if not overclocking */ | |
1230 | u8 min_freq; /* AKA RPn. Minimum frequency */ | |
29ecd78d | 1231 | u8 boost_freq; /* Frequency to request when wait boosting */ |
aed242ff | 1232 | u8 idle_freq; /* Frequency to request when we are idle */ |
b39fb297 BW |
1233 | u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */ |
1234 | u8 rp1_freq; /* "less than" RP0 power/freqency */ | |
1235 | u8 rp0_freq; /* Non-overclocked max frequency. */ | |
c30fec65 | 1236 | u16 gpll_ref_freq; /* vlv/chv GPLL reference frequency */ |
1a01ab3b | 1237 | |
8fb55197 CW |
1238 | u8 up_threshold; /* Current %busy required to uplock */ |
1239 | u8 down_threshold; /* Current %busy required to downclock */ | |
1240 | ||
dd75fdc8 CW |
1241 | int last_adj; |
1242 | enum { LOW_POWER, BETWEEN, HIGH_POWER } power; | |
1243 | ||
8d3afd7d CW |
1244 | spinlock_t client_lock; |
1245 | struct list_head clients; | |
1246 | bool client_boost; | |
1247 | ||
c0951f0c | 1248 | bool enabled; |
54b4f68f | 1249 | struct delayed_work autoenable_work; |
1854d5ca | 1250 | unsigned boosts; |
4fc688ce | 1251 | |
bf225f20 CW |
1252 | /* manual wa residency calculations */ |
1253 | struct intel_rps_ei up_ei, down_ei; | |
1254 | ||
4fc688ce JB |
1255 | /* |
1256 | * Protects RPS/RC6 register access and PCU communication. | |
8d3afd7d CW |
1257 | * Must be taken after struct_mutex if nested. Note that |
1258 | * this lock may be held for long periods of time when | |
1259 | * talking to hw - so only take it when talking to hw! | |
4fc688ce JB |
1260 | */ |
1261 | struct mutex hw_lock; | |
c85aa885 DV |
1262 | }; |
1263 | ||
1a240d4d DV |
1264 | /* defined intel_pm.c */ |
1265 | extern spinlock_t mchdev_lock; | |
1266 | ||
c85aa885 DV |
1267 | struct intel_ilk_power_mgmt { |
1268 | u8 cur_delay; | |
1269 | u8 min_delay; | |
1270 | u8 max_delay; | |
1271 | u8 fmax; | |
1272 | u8 fstart; | |
1273 | ||
1274 | u64 last_count1; | |
1275 | unsigned long last_time1; | |
1276 | unsigned long chipset_power; | |
1277 | u64 last_count2; | |
5ed0bdf2 | 1278 | u64 last_time2; |
c85aa885 DV |
1279 | unsigned long gfx_power; |
1280 | u8 corr; | |
1281 | ||
1282 | int c_m; | |
1283 | int r_t; | |
1284 | }; | |
1285 | ||
c6cb582e ID |
1286 | struct drm_i915_private; |
1287 | struct i915_power_well; | |
1288 | ||
1289 | struct i915_power_well_ops { | |
1290 | /* | |
1291 | * Synchronize the well's hw state to match the current sw state, for | |
1292 | * example enable/disable it based on the current refcount. Called | |
1293 | * during driver init and resume time, possibly after first calling | |
1294 | * the enable/disable handlers. | |
1295 | */ | |
1296 | void (*sync_hw)(struct drm_i915_private *dev_priv, | |
1297 | struct i915_power_well *power_well); | |
1298 | /* | |
1299 | * Enable the well and resources that depend on it (for example | |
1300 | * interrupts located on the well). Called after the 0->1 refcount | |
1301 | * transition. | |
1302 | */ | |
1303 | void (*enable)(struct drm_i915_private *dev_priv, | |
1304 | struct i915_power_well *power_well); | |
1305 | /* | |
1306 | * Disable the well and resources that depend on it. Called after | |
1307 | * the 1->0 refcount transition. | |
1308 | */ | |
1309 | void (*disable)(struct drm_i915_private *dev_priv, | |
1310 | struct i915_power_well *power_well); | |
1311 | /* Returns the hw enabled state. */ | |
1312 | bool (*is_enabled)(struct drm_i915_private *dev_priv, | |
1313 | struct i915_power_well *power_well); | |
1314 | }; | |
1315 | ||
a38911a3 WX |
1316 | /* Power well structure for haswell */ |
1317 | struct i915_power_well { | |
c1ca727f | 1318 | const char *name; |
6f3ef5dd | 1319 | bool always_on; |
a38911a3 WX |
1320 | /* power well enable/disable usage count */ |
1321 | int count; | |
bfafe93a ID |
1322 | /* cached hw enabled state */ |
1323 | bool hw_enabled; | |
c1ca727f | 1324 | unsigned long domains; |
01c3faa7 ACO |
1325 | /* unique identifier for this power well */ |
1326 | unsigned long id; | |
362624c9 ACO |
1327 | /* |
1328 | * Arbitraty data associated with this power well. Platform and power | |
1329 | * well specific. | |
1330 | */ | |
1331 | unsigned long data; | |
c6cb582e | 1332 | const struct i915_power_well_ops *ops; |
a38911a3 WX |
1333 | }; |
1334 | ||
83c00f55 | 1335 | struct i915_power_domains { |
baa70707 ID |
1336 | /* |
1337 | * Power wells needed for initialization at driver init and suspend | |
1338 | * time are on. They are kept on until after the first modeset. | |
1339 | */ | |
1340 | bool init_power_on; | |
0d116a29 | 1341 | bool initializing; |
c1ca727f | 1342 | int power_well_count; |
baa70707 | 1343 | |
83c00f55 | 1344 | struct mutex lock; |
1da51581 | 1345 | int domain_use_count[POWER_DOMAIN_NUM]; |
c1ca727f | 1346 | struct i915_power_well *power_wells; |
83c00f55 ID |
1347 | }; |
1348 | ||
35a85ac6 | 1349 | #define MAX_L3_SLICES 2 |
a4da4fa4 | 1350 | struct intel_l3_parity { |
35a85ac6 | 1351 | u32 *remap_info[MAX_L3_SLICES]; |
a4da4fa4 | 1352 | struct work_struct error_work; |
35a85ac6 | 1353 | int which_slice; |
a4da4fa4 DV |
1354 | }; |
1355 | ||
4b5aed62 | 1356 | struct i915_gem_mm { |
4b5aed62 DV |
1357 | /** Memory allocator for GTT stolen memory */ |
1358 | struct drm_mm stolen; | |
92e97d2f PZ |
1359 | /** Protects the usage of the GTT stolen memory allocator. This is |
1360 | * always the inner lock when overlapping with struct_mutex. */ | |
1361 | struct mutex stolen_lock; | |
1362 | ||
4b5aed62 DV |
1363 | /** List of all objects in gtt_space. Used to restore gtt |
1364 | * mappings on resume */ | |
1365 | struct list_head bound_list; | |
1366 | /** | |
1367 | * List of objects which are not bound to the GTT (thus | |
1368 | * are idle and not used by the GPU) but still have | |
1369 | * (presumably uncached) pages still attached. | |
1370 | */ | |
1371 | struct list_head unbound_list; | |
1372 | ||
275f039d CW |
1373 | /** List of all objects in gtt_space, currently mmaped by userspace. |
1374 | * All objects within this list must also be on bound_list. | |
1375 | */ | |
1376 | struct list_head userfault_list; | |
1377 | ||
4b5aed62 DV |
1378 | /** Usable portion of the GTT for GEM */ |
1379 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
1380 | ||
4b5aed62 DV |
1381 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
1382 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
1383 | ||
2cfcd32a | 1384 | struct notifier_block oom_notifier; |
e87666b5 | 1385 | struct notifier_block vmap_notifier; |
ceabbba5 | 1386 | struct shrinker shrinker; |
4b5aed62 | 1387 | |
4b5aed62 DV |
1388 | /** LRU list of objects with fence regs on them. */ |
1389 | struct list_head fence_list; | |
1390 | ||
4b5aed62 DV |
1391 | /** |
1392 | * Are we in a non-interruptible section of code like | |
1393 | * modesetting? | |
1394 | */ | |
1395 | bool interruptible; | |
1396 | ||
bdf1e7e3 | 1397 | /* the indicator for dispatch video commands on two BSD rings */ |
6f633402 | 1398 | atomic_t bsd_engine_dispatch_index; |
bdf1e7e3 | 1399 | |
4b5aed62 DV |
1400 | /** Bit 6 swizzling required for X tiling */ |
1401 | uint32_t bit_6_swizzle_x; | |
1402 | /** Bit 6 swizzling required for Y tiling */ | |
1403 | uint32_t bit_6_swizzle_y; | |
1404 | ||
4b5aed62 | 1405 | /* accounting, useful for userland debugging */ |
c20e8355 | 1406 | spinlock_t object_stat_lock; |
3ef7f228 | 1407 | u64 object_memory; |
4b5aed62 DV |
1408 | u32 object_count; |
1409 | }; | |
1410 | ||
edc3d884 | 1411 | struct drm_i915_error_state_buf { |
0a4cd7c8 | 1412 | struct drm_i915_private *i915; |
edc3d884 MK |
1413 | unsigned bytes; |
1414 | unsigned size; | |
1415 | int err; | |
1416 | u8 *buf; | |
1417 | loff_t start; | |
1418 | loff_t pos; | |
1419 | }; | |
1420 | ||
fc16b48b MK |
1421 | struct i915_error_state_file_priv { |
1422 | struct drm_device *dev; | |
1423 | struct drm_i915_error_state *error; | |
1424 | }; | |
1425 | ||
99584db3 DV |
1426 | struct i915_gpu_error { |
1427 | /* For hangcheck timer */ | |
1428 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
1429 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
be62acb4 MK |
1430 | /* Hang gpu twice in this window and your context gets banned */ |
1431 | #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000) | |
1432 | ||
737b1506 | 1433 | struct delayed_work hangcheck_work; |
99584db3 DV |
1434 | |
1435 | /* For reset and error_state handling. */ | |
1436 | spinlock_t lock; | |
1437 | /* Protected by the above dev->gpu_error.lock. */ | |
1438 | struct drm_i915_error_state *first_error; | |
094f9a54 CW |
1439 | |
1440 | unsigned long missed_irq_rings; | |
1441 | ||
1f83fee0 | 1442 | /** |
2ac0f450 | 1443 | * State variable controlling the reset flow and count |
1f83fee0 | 1444 | * |
2ac0f450 | 1445 | * This is a counter which gets incremented when reset is triggered, |
8af29b0c CW |
1446 | * |
1447 | * Before the reset commences, the I915_RESET_IN_PROGRESS bit is set | |
1448 | * meaning that any waiters holding onto the struct_mutex should | |
1449 | * relinquish the lock immediately in order for the reset to start. | |
2ac0f450 MK |
1450 | * |
1451 | * If reset is not completed succesfully, the I915_WEDGE bit is | |
1452 | * set meaning that hardware is terminally sour and there is no | |
1453 | * recovery. All waiters on the reset_queue will be woken when | |
1454 | * that happens. | |
1455 | * | |
1456 | * This counter is used by the wait_seqno code to notice that reset | |
1457 | * event happened and it needs to restart the entire ioctl (since most | |
1458 | * likely the seqno it waited for won't ever signal anytime soon). | |
f69061be DV |
1459 | * |
1460 | * This is important for lock-free wait paths, where no contended lock | |
1461 | * naturally enforces the correct ordering between the bail-out of the | |
1462 | * waiter and the gpu reset work code. | |
1f83fee0 | 1463 | */ |
8af29b0c | 1464 | unsigned long reset_count; |
1f83fee0 | 1465 | |
8af29b0c CW |
1466 | unsigned long flags; |
1467 | #define I915_RESET_IN_PROGRESS 0 | |
1468 | #define I915_WEDGED (BITS_PER_LONG - 1) | |
1f83fee0 | 1469 | |
1f15b76f CW |
1470 | /** |
1471 | * Waitqueue to signal when a hang is detected. Used to for waiters | |
1472 | * to release the struct_mutex for the reset to procede. | |
1473 | */ | |
1474 | wait_queue_head_t wait_queue; | |
1475 | ||
1f83fee0 DV |
1476 | /** |
1477 | * Waitqueue to signal when the reset has completed. Used by clients | |
1478 | * that wait for dev_priv->mm.wedged to settle. | |
1479 | */ | |
1480 | wait_queue_head_t reset_queue; | |
33196ded | 1481 | |
094f9a54 | 1482 | /* For missed irq/seqno simulation. */ |
688e6c72 | 1483 | unsigned long test_irq_rings; |
99584db3 DV |
1484 | }; |
1485 | ||
b8efb17b ZR |
1486 | enum modeset_restore { |
1487 | MODESET_ON_LID_OPEN, | |
1488 | MODESET_DONE, | |
1489 | MODESET_SUSPENDED, | |
1490 | }; | |
1491 | ||
500ea70d RV |
1492 | #define DP_AUX_A 0x40 |
1493 | #define DP_AUX_B 0x10 | |
1494 | #define DP_AUX_C 0x20 | |
1495 | #define DP_AUX_D 0x30 | |
1496 | ||
11c1b657 XZ |
1497 | #define DDC_PIN_B 0x05 |
1498 | #define DDC_PIN_C 0x04 | |
1499 | #define DDC_PIN_D 0x06 | |
1500 | ||
6acab15a | 1501 | struct ddi_vbt_port_info { |
ce4dd49e DL |
1502 | /* |
1503 | * This is an index in the HDMI/DVI DDI buffer translation table. | |
1504 | * The special value HDMI_LEVEL_SHIFT_UNKNOWN means the VBT didn't | |
1505 | * populate this field. | |
1506 | */ | |
1507 | #define HDMI_LEVEL_SHIFT_UNKNOWN 0xff | |
6acab15a | 1508 | uint8_t hdmi_level_shift; |
311a2094 PZ |
1509 | |
1510 | uint8_t supports_dvi:1; | |
1511 | uint8_t supports_hdmi:1; | |
1512 | uint8_t supports_dp:1; | |
500ea70d RV |
1513 | |
1514 | uint8_t alternate_aux_channel; | |
11c1b657 | 1515 | uint8_t alternate_ddc_pin; |
75067dde AK |
1516 | |
1517 | uint8_t dp_boost_level; | |
1518 | uint8_t hdmi_boost_level; | |
6acab15a PZ |
1519 | }; |
1520 | ||
bfd7ebda RV |
1521 | enum psr_lines_to_wait { |
1522 | PSR_0_LINES_TO_WAIT = 0, | |
1523 | PSR_1_LINE_TO_WAIT, | |
1524 | PSR_4_LINES_TO_WAIT, | |
1525 | PSR_8_LINES_TO_WAIT | |
83a7280e PB |
1526 | }; |
1527 | ||
41aa3448 RV |
1528 | struct intel_vbt_data { |
1529 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
1530 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
1531 | ||
1532 | /* Feature bits */ | |
1533 | unsigned int int_tv_support:1; | |
1534 | unsigned int lvds_dither:1; | |
1535 | unsigned int lvds_vbt:1; | |
1536 | unsigned int int_crt_support:1; | |
1537 | unsigned int lvds_use_ssc:1; | |
1538 | unsigned int display_clock_mode:1; | |
1539 | unsigned int fdi_rx_polarity_inverted:1; | |
3e845c7a | 1540 | unsigned int panel_type:4; |
41aa3448 RV |
1541 | int lvds_ssc_freq; |
1542 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
1543 | ||
83a7280e PB |
1544 | enum drrs_support_type drrs_type; |
1545 | ||
6aa23e65 JN |
1546 | struct { |
1547 | int rate; | |
1548 | int lanes; | |
1549 | int preemphasis; | |
1550 | int vswing; | |
06411f08 | 1551 | bool low_vswing; |
6aa23e65 JN |
1552 | bool initialized; |
1553 | bool support; | |
1554 | int bpp; | |
1555 | struct edp_power_seq pps; | |
1556 | } edp; | |
41aa3448 | 1557 | |
bfd7ebda RV |
1558 | struct { |
1559 | bool full_link; | |
1560 | bool require_aux_wakeup; | |
1561 | int idle_frames; | |
1562 | enum psr_lines_to_wait lines_to_wait; | |
1563 | int tp1_wakeup_time; | |
1564 | int tp2_tp3_wakeup_time; | |
1565 | } psr; | |
1566 | ||
f00076d2 JN |
1567 | struct { |
1568 | u16 pwm_freq_hz; | |
39fbc9c8 | 1569 | bool present; |
f00076d2 | 1570 | bool active_low_pwm; |
1de6068e | 1571 | u8 min_brightness; /* min_brightness/255 of max */ |
9a41e17d | 1572 | enum intel_backlight_type type; |
f00076d2 JN |
1573 | } backlight; |
1574 | ||
d17c5443 SK |
1575 | /* MIPI DSI */ |
1576 | struct { | |
1577 | u16 panel_id; | |
d3b542fc SK |
1578 | struct mipi_config *config; |
1579 | struct mipi_pps_data *pps; | |
1580 | u8 seq_version; | |
1581 | u32 size; | |
1582 | u8 *data; | |
8d3ed2f3 | 1583 | const u8 *sequence[MIPI_SEQ_MAX]; |
d17c5443 SK |
1584 | } dsi; |
1585 | ||
41aa3448 RV |
1586 | int crt_ddc_pin; |
1587 | ||
1588 | int child_dev_num; | |
768f69c9 | 1589 | union child_device_config *child_dev; |
6acab15a PZ |
1590 | |
1591 | struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS]; | |
9d6c875d | 1592 | struct sdvo_device_mapping sdvo_mappings[2]; |
41aa3448 RV |
1593 | }; |
1594 | ||
77c122bc VS |
1595 | enum intel_ddb_partitioning { |
1596 | INTEL_DDB_PART_1_2, | |
1597 | INTEL_DDB_PART_5_6, /* IVB+ */ | |
1598 | }; | |
1599 | ||
1fd527cc VS |
1600 | struct intel_wm_level { |
1601 | bool enable; | |
1602 | uint32_t pri_val; | |
1603 | uint32_t spr_val; | |
1604 | uint32_t cur_val; | |
1605 | uint32_t fbc_val; | |
1606 | }; | |
1607 | ||
820c1980 | 1608 | struct ilk_wm_values { |
609cedef VS |
1609 | uint32_t wm_pipe[3]; |
1610 | uint32_t wm_lp[3]; | |
1611 | uint32_t wm_lp_spr[3]; | |
1612 | uint32_t wm_linetime[3]; | |
1613 | bool enable_fbc_wm; | |
1614 | enum intel_ddb_partitioning partitioning; | |
1615 | }; | |
1616 | ||
262cd2e1 VS |
1617 | struct vlv_pipe_wm { |
1618 | uint16_t primary; | |
1619 | uint16_t sprite[2]; | |
1620 | uint8_t cursor; | |
1621 | }; | |
ae80152d | 1622 | |
262cd2e1 VS |
1623 | struct vlv_sr_wm { |
1624 | uint16_t plane; | |
1625 | uint8_t cursor; | |
1626 | }; | |
ae80152d | 1627 | |
262cd2e1 VS |
1628 | struct vlv_wm_values { |
1629 | struct vlv_pipe_wm pipe[3]; | |
1630 | struct vlv_sr_wm sr; | |
0018fda1 VS |
1631 | struct { |
1632 | uint8_t cursor; | |
1633 | uint8_t sprite[2]; | |
1634 | uint8_t primary; | |
1635 | } ddl[3]; | |
6eb1a681 VS |
1636 | uint8_t level; |
1637 | bool cxsr; | |
0018fda1 VS |
1638 | }; |
1639 | ||
c193924e | 1640 | struct skl_ddb_entry { |
16160e3d | 1641 | uint16_t start, end; /* in number of blocks, 'end' is exclusive */ |
c193924e DL |
1642 | }; |
1643 | ||
1644 | static inline uint16_t skl_ddb_entry_size(const struct skl_ddb_entry *entry) | |
1645 | { | |
16160e3d | 1646 | return entry->end - entry->start; |
c193924e DL |
1647 | } |
1648 | ||
08db6652 DL |
1649 | static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1, |
1650 | const struct skl_ddb_entry *e2) | |
1651 | { | |
1652 | if (e1->start == e2->start && e1->end == e2->end) | |
1653 | return true; | |
1654 | ||
1655 | return false; | |
1656 | } | |
1657 | ||
c193924e | 1658 | struct skl_ddb_allocation { |
2cd601c6 | 1659 | struct skl_ddb_entry plane[I915_MAX_PIPES][I915_MAX_PLANES]; /* packed/uv */ |
4969d33e | 1660 | struct skl_ddb_entry y_plane[I915_MAX_PIPES][I915_MAX_PLANES]; |
c193924e DL |
1661 | }; |
1662 | ||
2ac96d2a | 1663 | struct skl_wm_values { |
2b4b9f35 | 1664 | unsigned dirty_pipes; |
c193924e | 1665 | struct skl_ddb_allocation ddb; |
2ac96d2a PB |
1666 | }; |
1667 | ||
1668 | struct skl_wm_level { | |
a62163e9 L |
1669 | bool plane_en; |
1670 | uint16_t plane_res_b; | |
1671 | uint8_t plane_res_l; | |
2ac96d2a PB |
1672 | }; |
1673 | ||
c67a470b | 1674 | /* |
765dab67 PZ |
1675 | * This struct helps tracking the state needed for runtime PM, which puts the |
1676 | * device in PCI D3 state. Notice that when this happens, nothing on the | |
1677 | * graphics device works, even register access, so we don't get interrupts nor | |
1678 | * anything else. | |
c67a470b | 1679 | * |
765dab67 PZ |
1680 | * Every piece of our code that needs to actually touch the hardware needs to |
1681 | * either call intel_runtime_pm_get or call intel_display_power_get with the | |
1682 | * appropriate power domain. | |
a8a8bd54 | 1683 | * |
765dab67 PZ |
1684 | * Our driver uses the autosuspend delay feature, which means we'll only really |
1685 | * suspend if we stay with zero refcount for a certain amount of time. The | |
f458ebbc | 1686 | * default value is currently very conservative (see intel_runtime_pm_enable), but |
765dab67 | 1687 | * it can be changed with the standard runtime PM files from sysfs. |
c67a470b PZ |
1688 | * |
1689 | * The irqs_disabled variable becomes true exactly after we disable the IRQs and | |
1690 | * goes back to false exactly before we reenable the IRQs. We use this variable | |
1691 | * to check if someone is trying to enable/disable IRQs while they're supposed | |
1692 | * to be disabled. This shouldn't happen and we'll print some error messages in | |
730488b2 | 1693 | * case it happens. |
c67a470b | 1694 | * |
765dab67 | 1695 | * For more, read the Documentation/power/runtime_pm.txt. |
c67a470b | 1696 | */ |
5d584b2e | 1697 | struct i915_runtime_pm { |
1f814dac | 1698 | atomic_t wakeref_count; |
5d584b2e | 1699 | bool suspended; |
2aeb7d3a | 1700 | bool irqs_enabled; |
c67a470b PZ |
1701 | }; |
1702 | ||
926321d5 DV |
1703 | enum intel_pipe_crc_source { |
1704 | INTEL_PIPE_CRC_SOURCE_NONE, | |
1705 | INTEL_PIPE_CRC_SOURCE_PLANE1, | |
1706 | INTEL_PIPE_CRC_SOURCE_PLANE2, | |
1707 | INTEL_PIPE_CRC_SOURCE_PF, | |
5b3a856b | 1708 | INTEL_PIPE_CRC_SOURCE_PIPE, |
3d099a05 DV |
1709 | /* TV/DP on pre-gen5/vlv can't use the pipe source. */ |
1710 | INTEL_PIPE_CRC_SOURCE_TV, | |
1711 | INTEL_PIPE_CRC_SOURCE_DP_B, | |
1712 | INTEL_PIPE_CRC_SOURCE_DP_C, | |
1713 | INTEL_PIPE_CRC_SOURCE_DP_D, | |
46a19188 | 1714 | INTEL_PIPE_CRC_SOURCE_AUTO, |
926321d5 DV |
1715 | INTEL_PIPE_CRC_SOURCE_MAX, |
1716 | }; | |
1717 | ||
8bf1e9f1 | 1718 | struct intel_pipe_crc_entry { |
ac2300d4 | 1719 | uint32_t frame; |
8bf1e9f1 SH |
1720 | uint32_t crc[5]; |
1721 | }; | |
1722 | ||
b2c88f5b | 1723 | #define INTEL_PIPE_CRC_ENTRIES_NR 128 |
8bf1e9f1 | 1724 | struct intel_pipe_crc { |
d538bbdf DL |
1725 | spinlock_t lock; |
1726 | bool opened; /* exclusive access to the result file */ | |
e5f75aca | 1727 | struct intel_pipe_crc_entry *entries; |
926321d5 | 1728 | enum intel_pipe_crc_source source; |
d538bbdf | 1729 | int head, tail; |
07144428 | 1730 | wait_queue_head_t wq; |
8bf1e9f1 SH |
1731 | }; |
1732 | ||
f99d7069 | 1733 | struct i915_frontbuffer_tracking { |
b5add959 | 1734 | spinlock_t lock; |
f99d7069 DV |
1735 | |
1736 | /* | |
1737 | * Tracking bits for delayed frontbuffer flushing du to gpu activity or | |
1738 | * scheduled flips. | |
1739 | */ | |
1740 | unsigned busy_bits; | |
1741 | unsigned flip_bits; | |
1742 | }; | |
1743 | ||
7225342a | 1744 | struct i915_wa_reg { |
f0f59a00 | 1745 | i915_reg_t addr; |
7225342a MK |
1746 | u32 value; |
1747 | /* bitmask representing WA bits */ | |
1748 | u32 mask; | |
1749 | }; | |
1750 | ||
33136b06 AS |
1751 | /* |
1752 | * RING_MAX_NONPRIV_SLOTS is per-engine but at this point we are only | |
1753 | * allowing it for RCS as we don't foresee any requirement of having | |
1754 | * a whitelist for other engines. When it is really required for | |
1755 | * other engines then the limit need to be increased. | |
1756 | */ | |
1757 | #define I915_MAX_WA_REGS (16 + RING_MAX_NONPRIV_SLOTS) | |
7225342a MK |
1758 | |
1759 | struct i915_workarounds { | |
1760 | struct i915_wa_reg reg[I915_MAX_WA_REGS]; | |
1761 | u32 count; | |
666796da | 1762 | u32 hw_whitelist_count[I915_NUM_ENGINES]; |
7225342a MK |
1763 | }; |
1764 | ||
cf9d2890 YZ |
1765 | struct i915_virtual_gpu { |
1766 | bool active; | |
1767 | }; | |
1768 | ||
aa363136 MR |
1769 | /* used in computing the new watermarks state */ |
1770 | struct intel_wm_config { | |
1771 | unsigned int num_pipes_active; | |
1772 | bool sprites_enabled; | |
1773 | bool sprites_scaled; | |
1774 | }; | |
1775 | ||
77fec556 | 1776 | struct drm_i915_private { |
8f460e2c CW |
1777 | struct drm_device drm; |
1778 | ||
efab6d8d | 1779 | struct kmem_cache *objects; |
e20d2ab7 | 1780 | struct kmem_cache *vmas; |
efab6d8d | 1781 | struct kmem_cache *requests; |
f4c956ad | 1782 | |
5c969aa7 | 1783 | const struct intel_device_info info; |
f4c956ad DV |
1784 | |
1785 | int relative_constants_mode; | |
1786 | ||
1787 | void __iomem *regs; | |
1788 | ||
907b28c5 | 1789 | struct intel_uncore uncore; |
f4c956ad | 1790 | |
cf9d2890 YZ |
1791 | struct i915_virtual_gpu vgpu; |
1792 | ||
feddf6e8 | 1793 | struct intel_gvt *gvt; |
0ad35fed | 1794 | |
33a732f4 AD |
1795 | struct intel_guc guc; |
1796 | ||
eb805623 DV |
1797 | struct intel_csr csr; |
1798 | ||
5ea6e5e3 | 1799 | struct intel_gmbus gmbus[GMBUS_NUM_PINS]; |
28c70f16 | 1800 | |
f4c956ad DV |
1801 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1802 | * controller on different i2c buses. */ | |
1803 | struct mutex gmbus_mutex; | |
1804 | ||
1805 | /** | |
1806 | * Base address of the gmbus and gpio block. | |
1807 | */ | |
1808 | uint32_t gpio_mmio_base; | |
1809 | ||
b6fdd0f2 SS |
1810 | /* MMIO base address for MIPI regs */ |
1811 | uint32_t mipi_mmio_base; | |
1812 | ||
443a389f VS |
1813 | uint32_t psr_mmio_base; |
1814 | ||
44cb734c ID |
1815 | uint32_t pps_mmio_base; |
1816 | ||
28c70f16 DV |
1817 | wait_queue_head_t gmbus_wait_queue; |
1818 | ||
f4c956ad | 1819 | struct pci_dev *bridge_dev; |
0ca5fa3a | 1820 | struct i915_gem_context *kernel_context; |
3b3f1650 | 1821 | struct intel_engine_cs *engine[I915_NUM_ENGINES]; |
51d545d0 | 1822 | struct i915_vma *semaphore; |
ddf07be7 | 1823 | u32 next_seqno; |
f4c956ad | 1824 | |
ba8286fa | 1825 | struct drm_dma_handle *status_page_dmah; |
f4c956ad DV |
1826 | struct resource mch_res; |
1827 | ||
f4c956ad DV |
1828 | /* protects the irq masks */ |
1829 | spinlock_t irq_lock; | |
1830 | ||
84c33a64 SG |
1831 | /* protects the mmio flip data */ |
1832 | spinlock_t mmio_flip_lock; | |
1833 | ||
f8b79e58 ID |
1834 | bool display_irqs_enabled; |
1835 | ||
9ee32fea DV |
1836 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1837 | struct pm_qos_request pm_qos; | |
1838 | ||
a580516d VS |
1839 | /* Sideband mailbox protection */ |
1840 | struct mutex sb_lock; | |
f4c956ad DV |
1841 | |
1842 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
abd58f01 BW |
1843 | union { |
1844 | u32 irq_mask; | |
1845 | u32 de_irq_mask[I915_MAX_PIPES]; | |
1846 | }; | |
f4c956ad | 1847 | u32 gt_irq_mask; |
f4e9af4f AG |
1848 | u32 pm_imr; |
1849 | u32 pm_ier; | |
a6706b45 | 1850 | u32 pm_rps_events; |
26705e20 | 1851 | u32 pm_guc_events; |
91d181dd | 1852 | u32 pipestat_irq_mask[I915_MAX_PIPES]; |
f4c956ad | 1853 | |
5fcece80 | 1854 | struct i915_hotplug hotplug; |
ab34a7e8 | 1855 | struct intel_fbc fbc; |
439d7ac0 | 1856 | struct i915_drrs drrs; |
f4c956ad | 1857 | struct intel_opregion opregion; |
41aa3448 | 1858 | struct intel_vbt_data vbt; |
f4c956ad | 1859 | |
d9ceb816 JB |
1860 | bool preserve_bios_swizzle; |
1861 | ||
f4c956ad DV |
1862 | /* overlay */ |
1863 | struct intel_overlay *overlay; | |
f4c956ad | 1864 | |
58c68779 | 1865 | /* backlight registers and fields in struct intel_panel */ |
07f11d49 | 1866 | struct mutex backlight_lock; |
31ad8ec6 | 1867 | |
f4c956ad | 1868 | /* LVDS info */ |
f4c956ad DV |
1869 | bool no_aux_handshake; |
1870 | ||
e39b999a VS |
1871 | /* protects panel power sequencer state */ |
1872 | struct mutex pps_mutex; | |
1873 | ||
f4c956ad | 1874 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
f4c956ad DV |
1875 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ |
1876 | ||
1877 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
b2045352 | 1878 | unsigned int skl_preferred_vco_freq; |
1a617b77 | 1879 | unsigned int cdclk_freq, max_cdclk_freq, atomic_cdclk_freq; |
adafdc6f | 1880 | unsigned int max_dotclk_freq; |
e7dc33f3 | 1881 | unsigned int rawclk_freq; |
6bcda4f0 | 1882 | unsigned int hpll_freq; |
bfa7df01 | 1883 | unsigned int czclk_freq; |
f4c956ad | 1884 | |
63911d72 | 1885 | struct { |
709e05c3 | 1886 | unsigned int vco, ref; |
63911d72 VS |
1887 | } cdclk_pll; |
1888 | ||
645416f5 DV |
1889 | /** |
1890 | * wq - Driver workqueue for GEM. | |
1891 | * | |
1892 | * NOTE: Work items scheduled here are not allowed to grab any modeset | |
1893 | * locks, for otherwise the flushing done in the pageflip code will | |
1894 | * result in deadlocks. | |
1895 | */ | |
f4c956ad DV |
1896 | struct workqueue_struct *wq; |
1897 | ||
1898 | /* Display functions */ | |
1899 | struct drm_i915_display_funcs display; | |
1900 | ||
1901 | /* PCH chipset type */ | |
1902 | enum intel_pch pch_type; | |
17a303ec | 1903 | unsigned short pch_id; |
f4c956ad DV |
1904 | |
1905 | unsigned long quirks; | |
1906 | ||
b8efb17b ZR |
1907 | enum modeset_restore modeset_restore; |
1908 | struct mutex modeset_restore_lock; | |
e2c8b870 | 1909 | struct drm_atomic_state *modeset_restore_state; |
73974893 | 1910 | struct drm_modeset_acquire_ctx reset_ctx; |
673a394b | 1911 | |
a7bbbd63 | 1912 | struct list_head vm_list; /* Global list of all address spaces */ |
62106b4f | 1913 | struct i915_ggtt ggtt; /* VM representing the global address space */ |
5d4545ae | 1914 | |
4b5aed62 | 1915 | struct i915_gem_mm mm; |
ad46cb53 CW |
1916 | DECLARE_HASHTABLE(mm_structs, 7); |
1917 | struct mutex mm_lock; | |
8781342d | 1918 | |
5d1808ec CW |
1919 | /* The hw wants to have a stable context identifier for the lifetime |
1920 | * of the context (for OA, PASID, faults, etc). This is limited | |
1921 | * in execlists to 21 bits. | |
1922 | */ | |
1923 | struct ida context_hw_ida; | |
1924 | #define MAX_CONTEXT_HW_ID (1<<21) /* exclusive */ | |
1925 | ||
8781342d DV |
1926 | /* Kernel Modesetting */ |
1927 | ||
76c4ac04 DL |
1928 | struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES]; |
1929 | struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES]; | |
6b95a207 KH |
1930 | wait_queue_head_t pending_flip_queue; |
1931 | ||
c4597872 DV |
1932 | #ifdef CONFIG_DEBUG_FS |
1933 | struct intel_pipe_crc pipe_crc[I915_MAX_PIPES]; | |
1934 | #endif | |
1935 | ||
565602d7 | 1936 | /* dpll and cdclk state is protected by connection_mutex */ |
e72f9fbf DV |
1937 | int num_shared_dpll; |
1938 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
f9476a6c | 1939 | const struct intel_dpll_mgr *dpll_mgr; |
565602d7 | 1940 | |
fbf6d879 ML |
1941 | /* |
1942 | * dpll_lock serializes intel_{prepare,enable,disable}_shared_dpll. | |
1943 | * Must be global rather than per dpll, because on some platforms | |
1944 | * plls share registers. | |
1945 | */ | |
1946 | struct mutex dpll_lock; | |
1947 | ||
565602d7 ML |
1948 | unsigned int active_crtcs; |
1949 | unsigned int min_pixclk[I915_MAX_PIPES]; | |
1950 | ||
e4607fcf | 1951 | int dpio_phy_iosf_port[I915_NUM_PHYS_VLV]; |
ee7b9f93 | 1952 | |
7225342a | 1953 | struct i915_workarounds workarounds; |
888b5995 | 1954 | |
f99d7069 DV |
1955 | struct i915_frontbuffer_tracking fb_tracking; |
1956 | ||
652c393a | 1957 | u16 orig_clock; |
f97108d1 | 1958 | |
c4804411 | 1959 | bool mchbar_need_disable; |
f97108d1 | 1960 | |
a4da4fa4 DV |
1961 | struct intel_l3_parity l3_parity; |
1962 | ||
59124506 | 1963 | /* Cannot be determined by PCIID. You must always read a register. */ |
3accaf7e | 1964 | u32 edram_cap; |
59124506 | 1965 | |
c6a828d3 | 1966 | /* gen6+ rps state */ |
c85aa885 | 1967 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1968 | |
20e4d407 DV |
1969 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1970 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1971 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1972 | |
83c00f55 | 1973 | struct i915_power_domains power_domains; |
a38911a3 | 1974 | |
a031d709 | 1975 | struct i915_psr psr; |
3f51e471 | 1976 | |
99584db3 | 1977 | struct i915_gpu_error gpu_error; |
ae681d96 | 1978 | |
c9cddffc JB |
1979 | struct drm_i915_gem_object *vlv_pctx; |
1980 | ||
0695726e | 1981 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
8be48d92 DA |
1982 | /* list of fbdev register on this device */ |
1983 | struct intel_fbdev *fbdev; | |
82e3b8c1 | 1984 | struct work_struct fbdev_suspend_work; |
4520f53a | 1985 | #endif |
e953fd7b CW |
1986 | |
1987 | struct drm_property *broadcast_rgb_property; | |
3f43c48d | 1988 | struct drm_property *force_audio_property; |
e3689190 | 1989 | |
58fddc28 | 1990 | /* hda/i915 audio component */ |
51e1d83c | 1991 | struct i915_audio_component *audio_component; |
58fddc28 | 1992 | bool audio_component_registered; |
4a21ef7d LY |
1993 | /** |
1994 | * av_mutex - mutex for audio/video sync | |
1995 | * | |
1996 | */ | |
1997 | struct mutex av_mutex; | |
58fddc28 | 1998 | |
254f965c | 1999 | uint32_t hw_context_size; |
a33afea5 | 2000 | struct list_head context_list; |
f4c956ad | 2001 | |
3e68320e | 2002 | u32 fdi_rx_config; |
68d18ad7 | 2003 | |
c231775c | 2004 | /* Shadow for DISPLAY_PHY_CONTROL which can't be safely read */ |
70722468 | 2005 | u32 chv_phy_control; |
c231775c VS |
2006 | /* |
2007 | * Shadows for CHV DPLL_MD regs to keep the state | |
2008 | * checker somewhat working in the presence hardware | |
2009 | * crappiness (can't read out DPLL_MD for pipes B & C). | |
2010 | */ | |
2011 | u32 chv_dpll_md[I915_MAX_PIPES]; | |
adc7f04b | 2012 | u32 bxt_phy_grc; |
70722468 | 2013 | |
842f1c8b | 2014 | u32 suspend_count; |
bc87229f | 2015 | bool suspended_to_idle; |
f4c956ad | 2016 | struct i915_suspend_saved_registers regfile; |
ddeea5b0 | 2017 | struct vlv_s0ix_state vlv_s0ix_state; |
231f42a4 | 2018 | |
656d1b89 | 2019 | enum { |
16dcdc4e PZ |
2020 | I915_SAGV_UNKNOWN = 0, |
2021 | I915_SAGV_DISABLED, | |
2022 | I915_SAGV_ENABLED, | |
2023 | I915_SAGV_NOT_CONTROLLED | |
2024 | } sagv_status; | |
656d1b89 | 2025 | |
53615a5e VS |
2026 | struct { |
2027 | /* | |
2028 | * Raw watermark latency values: | |
2029 | * in 0.1us units for WM0, | |
2030 | * in 0.5us units for WM1+. | |
2031 | */ | |
2032 | /* primary */ | |
2033 | uint16_t pri_latency[5]; | |
2034 | /* sprite */ | |
2035 | uint16_t spr_latency[5]; | |
2036 | /* cursor */ | |
2037 | uint16_t cur_latency[5]; | |
2af30a5c PB |
2038 | /* |
2039 | * Raw watermark memory latency values | |
2040 | * for SKL for all 8 levels | |
2041 | * in 1us units. | |
2042 | */ | |
2043 | uint16_t skl_latency[8]; | |
609cedef | 2044 | |
2d41c0b5 PB |
2045 | /* |
2046 | * The skl_wm_values structure is a bit too big for stack | |
2047 | * allocation, so we keep the staging struct where we store | |
2048 | * intermediate results here instead. | |
2049 | */ | |
2050 | struct skl_wm_values skl_results; | |
2051 | ||
609cedef | 2052 | /* current hardware state */ |
2d41c0b5 PB |
2053 | union { |
2054 | struct ilk_wm_values hw; | |
2055 | struct skl_wm_values skl_hw; | |
0018fda1 | 2056 | struct vlv_wm_values vlv; |
2d41c0b5 | 2057 | }; |
58590c14 VS |
2058 | |
2059 | uint8_t max_level; | |
ed4a6a7c MR |
2060 | |
2061 | /* | |
2062 | * Should be held around atomic WM register writing; also | |
2063 | * protects * intel_crtc->wm.active and | |
2064 | * cstate->wm.need_postvbl_update. | |
2065 | */ | |
2066 | struct mutex wm_mutex; | |
279e99d7 MR |
2067 | |
2068 | /* | |
2069 | * Set during HW readout of watermarks/DDB. Some platforms | |
2070 | * need to know when we're still using BIOS-provided values | |
2071 | * (which we don't fully trust). | |
2072 | */ | |
2073 | bool distrust_bios_wm; | |
53615a5e VS |
2074 | } wm; |
2075 | ||
8a187455 PZ |
2076 | struct i915_runtime_pm pm; |
2077 | ||
a83014d3 OM |
2078 | /* Abstract the submission mechanism (legacy ringbuffer or execlists) away */ |
2079 | struct { | |
821ed7df | 2080 | void (*resume)(struct drm_i915_private *); |
117897f4 | 2081 | void (*cleanup_engine)(struct intel_engine_cs *engine); |
67d97da3 CW |
2082 | |
2083 | /** | |
2084 | * Is the GPU currently considered idle, or busy executing | |
2085 | * userspace requests? Whilst idle, we allow runtime power | |
2086 | * management to power down the hardware and display clocks. | |
2087 | * In order to reduce the effect on performance, there | |
2088 | * is a slight delay before we do so. | |
2089 | */ | |
2090 | unsigned int active_engines; | |
2091 | bool awake; | |
2092 | ||
2093 | /** | |
2094 | * We leave the user IRQ off as much as possible, | |
2095 | * but this means that requests will finish and never | |
2096 | * be retired once the system goes idle. Set a timer to | |
2097 | * fire periodically while the ring is running. When it | |
2098 | * fires, go retire requests. | |
2099 | */ | |
2100 | struct delayed_work retire_work; | |
2101 | ||
2102 | /** | |
2103 | * When we detect an idle GPU, we want to turn on | |
2104 | * powersaving features. So once we see that there | |
2105 | * are no more requests outstanding and no more | |
2106 | * arrive within a small period of time, we fire | |
2107 | * off the idle_work. | |
2108 | */ | |
2109 | struct delayed_work idle_work; | |
de867c20 CW |
2110 | |
2111 | ktime_t last_init_time; | |
a83014d3 OM |
2112 | } gt; |
2113 | ||
3be60de9 VS |
2114 | /* perform PHY state sanity checks? */ |
2115 | bool chv_phy_assert[2]; | |
2116 | ||
f9318941 PD |
2117 | /* Used to save the pipe-to-encoder mapping for audio */ |
2118 | struct intel_encoder *av_enc_map[I915_MAX_PIPES]; | |
0bdf5a05 | 2119 | |
bdf1e7e3 DV |
2120 | /* |
2121 | * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch | |
2122 | * will be rejected. Instead look for a better place. | |
2123 | */ | |
77fec556 | 2124 | }; |
1da177e4 | 2125 | |
2c1792a1 CW |
2126 | static inline struct drm_i915_private *to_i915(const struct drm_device *dev) |
2127 | { | |
091387c1 | 2128 | return container_of(dev, struct drm_i915_private, drm); |
2c1792a1 CW |
2129 | } |
2130 | ||
c49d13ee | 2131 | static inline struct drm_i915_private *kdev_to_i915(struct device *kdev) |
888d0d42 | 2132 | { |
c49d13ee | 2133 | return to_i915(dev_get_drvdata(kdev)); |
888d0d42 ID |
2134 | } |
2135 | ||
33a732f4 AD |
2136 | static inline struct drm_i915_private *guc_to_i915(struct intel_guc *guc) |
2137 | { | |
2138 | return container_of(guc, struct drm_i915_private, guc); | |
2139 | } | |
2140 | ||
b4ac5afc | 2141 | /* Simple iterator over all initialised engines */ |
3b3f1650 AG |
2142 | #define for_each_engine(engine__, dev_priv__, id__) \ |
2143 | for ((id__) = 0; \ | |
2144 | (id__) < I915_NUM_ENGINES; \ | |
2145 | (id__)++) \ | |
2146 | for_each_if ((engine__) = (dev_priv__)->engine[(id__)]) | |
c3232b18 | 2147 | |
bafb0fce CW |
2148 | #define __mask_next_bit(mask) ({ \ |
2149 | int __idx = ffs(mask) - 1; \ | |
2150 | mask &= ~BIT(__idx); \ | |
2151 | __idx; \ | |
2152 | }) | |
2153 | ||
c3232b18 | 2154 | /* Iterator over subset of engines selected by mask */ |
bafb0fce CW |
2155 | #define for_each_engine_masked(engine__, dev_priv__, mask__, tmp__) \ |
2156 | for (tmp__ = mask__ & INTEL_INFO(dev_priv__)->ring_mask; \ | |
3b3f1650 | 2157 | tmp__ ? (engine__ = (dev_priv__)->engine[__mask_next_bit(tmp__)]), 1 : 0; ) |
ee4b6faf | 2158 | |
b1d7e4b4 WF |
2159 | enum hdmi_force_audio { |
2160 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
2161 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
2162 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
2163 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
2164 | }; | |
2165 | ||
190d6cd5 | 2166 | #define I915_GTT_OFFSET_NONE ((u32)-1) |
ed2f3452 | 2167 | |
37e680a1 | 2168 | struct drm_i915_gem_object_ops { |
de472664 CW |
2169 | unsigned int flags; |
2170 | #define I915_GEM_OBJECT_HAS_STRUCT_PAGE 0x1 | |
2171 | ||
37e680a1 CW |
2172 | /* Interface between the GEM object and its backing storage. |
2173 | * get_pages() is called once prior to the use of the associated set | |
2174 | * of pages before to binding them into the GTT, and put_pages() is | |
2175 | * called after we no longer need them. As we expect there to be | |
2176 | * associated cost with migrating pages between the backing storage | |
2177 | * and making them available for the GPU (e.g. clflush), we may hold | |
2178 | * onto the pages after they are no longer referenced by the GPU | |
2179 | * in case they may be used again shortly (for example migrating the | |
2180 | * pages to a different memory domain within the GTT). put_pages() | |
2181 | * will therefore most likely be called when the object itself is | |
2182 | * being released or under memory pressure (where we attempt to | |
2183 | * reap pages for the shrinker). | |
2184 | */ | |
2185 | int (*get_pages)(struct drm_i915_gem_object *); | |
2186 | void (*put_pages)(struct drm_i915_gem_object *); | |
de472664 | 2187 | |
5cc9ed4b CW |
2188 | int (*dmabuf_export)(struct drm_i915_gem_object *); |
2189 | void (*release)(struct drm_i915_gem_object *); | |
37e680a1 CW |
2190 | }; |
2191 | ||
a071fa00 DV |
2192 | /* |
2193 | * Frontbuffer tracking bits. Set in obj->frontbuffer_bits while a gem bo is | |
d1b9d039 | 2194 | * considered to be the frontbuffer for the given plane interface-wise. This |
a071fa00 DV |
2195 | * doesn't mean that the hw necessarily already scans it out, but that any |
2196 | * rendering (by the cpu or gpu) will land in the frontbuffer eventually. | |
2197 | * | |
2198 | * We have one bit per pipe and per scanout plane type. | |
2199 | */ | |
d1b9d039 SAK |
2200 | #define INTEL_MAX_SPRITE_BITS_PER_PIPE 5 |
2201 | #define INTEL_FRONTBUFFER_BITS_PER_PIPE 8 | |
a071fa00 DV |
2202 | #define INTEL_FRONTBUFFER_PRIMARY(pipe) \ |
2203 | (1 << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) | |
2204 | #define INTEL_FRONTBUFFER_CURSOR(pipe) \ | |
d1b9d039 SAK |
2205 | (1 << (1 + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) |
2206 | #define INTEL_FRONTBUFFER_SPRITE(pipe, plane) \ | |
2207 | (1 << (2 + plane + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
a071fa00 | 2208 | #define INTEL_FRONTBUFFER_OVERLAY(pipe) \ |
d1b9d039 | 2209 | (1 << (2 + INTEL_MAX_SPRITE_BITS_PER_PIPE + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) |
cc36513c | 2210 | #define INTEL_FRONTBUFFER_ALL_MASK(pipe) \ |
d1b9d039 | 2211 | (0xff << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) |
a071fa00 | 2212 | |
673a394b | 2213 | struct drm_i915_gem_object { |
c397b908 | 2214 | struct drm_gem_object base; |
673a394b | 2215 | |
37e680a1 CW |
2216 | const struct drm_i915_gem_object_ops *ops; |
2217 | ||
2f633156 BW |
2218 | /** List of VMAs backed by this object */ |
2219 | struct list_head vma_list; | |
2220 | ||
c1ad11fc CW |
2221 | /** Stolen memory for this object, instead of being backed by shmem. */ |
2222 | struct drm_mm_node *stolen; | |
35c20a60 | 2223 | struct list_head global_list; |
673a394b | 2224 | |
275f039d CW |
2225 | /** |
2226 | * Whether the object is currently in the GGTT mmap. | |
2227 | */ | |
2228 | struct list_head userfault_link; | |
2229 | ||
b25cb2f8 BW |
2230 | /** Used in execbuf to temporarily hold a ref */ |
2231 | struct list_head obj_exec_link; | |
673a394b | 2232 | |
8d9d5744 | 2233 | struct list_head batch_pool_link; |
493018dc | 2234 | |
573adb39 | 2235 | unsigned long flags; |
673a394b | 2236 | /** |
65ce3027 CW |
2237 | * This is set if the object is on the active lists (has pending |
2238 | * rendering and so a non-zero seqno), and is not set if it i s on | |
2239 | * inactive (ready to be unbound) list. | |
673a394b | 2240 | */ |
573adb39 CW |
2241 | #define I915_BO_ACTIVE_SHIFT 0 |
2242 | #define I915_BO_ACTIVE_MASK ((1 << I915_NUM_ENGINES) - 1) | |
2243 | #define __I915_BO_ACTIVE(bo) \ | |
2244 | ((READ_ONCE((bo)->flags) >> I915_BO_ACTIVE_SHIFT) & I915_BO_ACTIVE_MASK) | |
673a394b EA |
2245 | |
2246 | /** | |
2247 | * This is set if the object has been written to since last bound | |
2248 | * to the GTT | |
2249 | */ | |
0206e353 | 2250 | unsigned int dirty:1; |
778c3544 | 2251 | |
778c3544 DV |
2252 | /** |
2253 | * Advice: are the backing pages purgeable? | |
2254 | */ | |
0206e353 | 2255 | unsigned int madv:2; |
778c3544 | 2256 | |
24f3a8cf AG |
2257 | /* |
2258 | * Is the object to be mapped as read-only to the GPU | |
2259 | * Only honoured if hardware has relevant pte bit | |
2260 | */ | |
2261 | unsigned long gt_ro:1; | |
651d794f | 2262 | unsigned int cache_level:3; |
0f71979a | 2263 | unsigned int cache_dirty:1; |
93dfb40c | 2264 | |
faf5bf0a | 2265 | atomic_t frontbuffer_bits; |
50349247 | 2266 | unsigned int frontbuffer_ggtt_origin; /* write once */ |
a071fa00 | 2267 | |
9ad36761 | 2268 | /** Current tiling stride for the object, if it's tiled. */ |
3e510a8e CW |
2269 | unsigned int tiling_and_stride; |
2270 | #define FENCE_MINIMUM_STRIDE 128 /* See i915_tiling_ok() */ | |
2271 | #define TILING_MASK (FENCE_MINIMUM_STRIDE-1) | |
2272 | #define STRIDE_MASK (~TILING_MASK) | |
9ad36761 | 2273 | |
15717de2 CW |
2274 | /** Count of VMA actually bound by this object */ |
2275 | unsigned int bind_count; | |
8a0c39b1 TU |
2276 | unsigned int pin_display; |
2277 | ||
9da3da66 | 2278 | struct sg_table *pages; |
a5570178 | 2279 | int pages_pin_count; |
ee286370 CW |
2280 | struct get_page { |
2281 | struct scatterlist *sg; | |
2282 | int last; | |
2283 | } get_page; | |
0a798eb9 | 2284 | void *mapping; |
9a70cc2a | 2285 | |
b4716185 CW |
2286 | /** Breadcrumb of last rendering to the buffer. |
2287 | * There can only be one writer, but we allow for multiple readers. | |
2288 | * If there is a writer that necessarily implies that all other | |
2289 | * read requests are complete - but we may only be lazily clearing | |
2290 | * the read requests. A read request is naturally the most recent | |
2291 | * request on a ring, so we may have two different write and read | |
2292 | * requests on one ring where the write request is older than the | |
2293 | * read request. This allows for the CPU to read from an active | |
2294 | * buffer by only waiting for the write to complete. | |
381f371b CW |
2295 | */ |
2296 | struct i915_gem_active last_read[I915_NUM_ENGINES]; | |
2297 | struct i915_gem_active last_write; | |
673a394b | 2298 | |
80075d49 DV |
2299 | /** References from framebuffers, locks out tiling changes. */ |
2300 | unsigned long framebuffer_references; | |
2301 | ||
280b713b | 2302 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 2303 | unsigned long *bit_17; |
280b713b | 2304 | |
5f12b80a CW |
2305 | struct i915_gem_userptr { |
2306 | uintptr_t ptr; | |
2307 | unsigned read_only :1; | |
2308 | unsigned workers :4; | |
5cc9ed4b CW |
2309 | #define I915_GEM_USERPTR_MAX_WORKERS 15 |
2310 | ||
5f12b80a CW |
2311 | struct i915_mm_struct *mm; |
2312 | struct i915_mmu_object *mmu_object; | |
2313 | struct work_struct *work; | |
2314 | } userptr; | |
2315 | ||
2316 | /** for phys allocated objects */ | |
2317 | struct drm_dma_handle *phys_handle; | |
5cc9ed4b | 2318 | }; |
03ac0642 CW |
2319 | |
2320 | static inline struct drm_i915_gem_object * | |
2321 | to_intel_bo(struct drm_gem_object *gem) | |
2322 | { | |
2323 | /* Assert that to_intel_bo(NULL) == NULL */ | |
2324 | BUILD_BUG_ON(offsetof(struct drm_i915_gem_object, base)); | |
2325 | ||
2326 | return container_of(gem, struct drm_i915_gem_object, base); | |
2327 | } | |
2328 | ||
2329 | static inline struct drm_i915_gem_object * | |
2330 | i915_gem_object_lookup(struct drm_file *file, u32 handle) | |
2331 | { | |
2332 | return to_intel_bo(drm_gem_object_lookup(file, handle)); | |
2333 | } | |
2334 | ||
2335 | __deprecated | |
2336 | extern struct drm_gem_object * | |
2337 | drm_gem_object_lookup(struct drm_file *file, u32 handle); | |
23010e43 | 2338 | |
25dc556a CW |
2339 | __attribute__((nonnull)) |
2340 | static inline struct drm_i915_gem_object * | |
2341 | i915_gem_object_get(struct drm_i915_gem_object *obj) | |
2342 | { | |
2343 | drm_gem_object_reference(&obj->base); | |
2344 | return obj; | |
2345 | } | |
2346 | ||
2347 | __deprecated | |
2348 | extern void drm_gem_object_reference(struct drm_gem_object *); | |
2349 | ||
f8c417cd CW |
2350 | __attribute__((nonnull)) |
2351 | static inline void | |
2352 | i915_gem_object_put(struct drm_i915_gem_object *obj) | |
2353 | { | |
2354 | drm_gem_object_unreference(&obj->base); | |
2355 | } | |
2356 | ||
2357 | __deprecated | |
2358 | extern void drm_gem_object_unreference(struct drm_gem_object *); | |
2359 | ||
34911fd3 CW |
2360 | __attribute__((nonnull)) |
2361 | static inline void | |
2362 | i915_gem_object_put_unlocked(struct drm_i915_gem_object *obj) | |
2363 | { | |
2364 | drm_gem_object_unreference_unlocked(&obj->base); | |
2365 | } | |
2366 | ||
2367 | __deprecated | |
2368 | extern void drm_gem_object_unreference_unlocked(struct drm_gem_object *); | |
2369 | ||
b9bcd14a CW |
2370 | static inline bool |
2371 | i915_gem_object_has_struct_page(const struct drm_i915_gem_object *obj) | |
2372 | { | |
2373 | return obj->ops->flags & I915_GEM_OBJECT_HAS_STRUCT_PAGE; | |
2374 | } | |
2375 | ||
573adb39 CW |
2376 | static inline unsigned long |
2377 | i915_gem_object_get_active(const struct drm_i915_gem_object *obj) | |
2378 | { | |
2379 | return (obj->flags >> I915_BO_ACTIVE_SHIFT) & I915_BO_ACTIVE_MASK; | |
2380 | } | |
2381 | ||
2382 | static inline bool | |
2383 | i915_gem_object_is_active(const struct drm_i915_gem_object *obj) | |
2384 | { | |
2385 | return i915_gem_object_get_active(obj); | |
2386 | } | |
2387 | ||
2388 | static inline void | |
2389 | i915_gem_object_set_active(struct drm_i915_gem_object *obj, int engine) | |
2390 | { | |
2391 | obj->flags |= BIT(engine + I915_BO_ACTIVE_SHIFT); | |
2392 | } | |
2393 | ||
2394 | static inline void | |
2395 | i915_gem_object_clear_active(struct drm_i915_gem_object *obj, int engine) | |
2396 | { | |
2397 | obj->flags &= ~BIT(engine + I915_BO_ACTIVE_SHIFT); | |
2398 | } | |
2399 | ||
2400 | static inline bool | |
2401 | i915_gem_object_has_active_engine(const struct drm_i915_gem_object *obj, | |
2402 | int engine) | |
2403 | { | |
2404 | return obj->flags & BIT(engine + I915_BO_ACTIVE_SHIFT); | |
2405 | } | |
2406 | ||
3e510a8e CW |
2407 | static inline unsigned int |
2408 | i915_gem_object_get_tiling(struct drm_i915_gem_object *obj) | |
2409 | { | |
2410 | return obj->tiling_and_stride & TILING_MASK; | |
2411 | } | |
2412 | ||
2413 | static inline bool | |
2414 | i915_gem_object_is_tiled(struct drm_i915_gem_object *obj) | |
2415 | { | |
2416 | return i915_gem_object_get_tiling(obj) != I915_TILING_NONE; | |
2417 | } | |
2418 | ||
2419 | static inline unsigned int | |
2420 | i915_gem_object_get_stride(struct drm_i915_gem_object *obj) | |
2421 | { | |
2422 | return obj->tiling_and_stride & STRIDE_MASK; | |
2423 | } | |
2424 | ||
624192cf CW |
2425 | static inline struct i915_vma *i915_vma_get(struct i915_vma *vma) |
2426 | { | |
2427 | i915_gem_object_get(vma->obj); | |
2428 | return vma; | |
2429 | } | |
2430 | ||
2431 | static inline void i915_vma_put(struct i915_vma *vma) | |
2432 | { | |
2433 | lockdep_assert_held(&vma->vm->dev->struct_mutex); | |
2434 | i915_gem_object_put(vma->obj); | |
2435 | } | |
2436 | ||
85d1225e DG |
2437 | /* |
2438 | * Optimised SGL iterator for GEM objects | |
2439 | */ | |
2440 | static __always_inline struct sgt_iter { | |
2441 | struct scatterlist *sgp; | |
2442 | union { | |
2443 | unsigned long pfn; | |
2444 | dma_addr_t dma; | |
2445 | }; | |
2446 | unsigned int curr; | |
2447 | unsigned int max; | |
2448 | } __sgt_iter(struct scatterlist *sgl, bool dma) { | |
2449 | struct sgt_iter s = { .sgp = sgl }; | |
2450 | ||
2451 | if (s.sgp) { | |
2452 | s.max = s.curr = s.sgp->offset; | |
2453 | s.max += s.sgp->length; | |
2454 | if (dma) | |
2455 | s.dma = sg_dma_address(s.sgp); | |
2456 | else | |
2457 | s.pfn = page_to_pfn(sg_page(s.sgp)); | |
2458 | } | |
2459 | ||
2460 | return s; | |
2461 | } | |
2462 | ||
63d15326 DG |
2463 | /** |
2464 | * __sg_next - return the next scatterlist entry in a list | |
2465 | * @sg: The current sg entry | |
2466 | * | |
2467 | * Description: | |
2468 | * If the entry is the last, return NULL; otherwise, step to the next | |
2469 | * element in the array (@sg@+1). If that's a chain pointer, follow it; | |
2470 | * otherwise just return the pointer to the current element. | |
2471 | **/ | |
2472 | static inline struct scatterlist *__sg_next(struct scatterlist *sg) | |
2473 | { | |
2474 | #ifdef CONFIG_DEBUG_SG | |
2475 | BUG_ON(sg->sg_magic != SG_MAGIC); | |
2476 | #endif | |
2477 | return sg_is_last(sg) ? NULL : | |
2478 | likely(!sg_is_chain(++sg)) ? sg : | |
2479 | sg_chain_ptr(sg); | |
2480 | } | |
2481 | ||
85d1225e DG |
2482 | /** |
2483 | * for_each_sgt_dma - iterate over the DMA addresses of the given sg_table | |
2484 | * @__dmap: DMA address (output) | |
2485 | * @__iter: 'struct sgt_iter' (iterator state, internal) | |
2486 | * @__sgt: sg_table to iterate over (input) | |
2487 | */ | |
2488 | #define for_each_sgt_dma(__dmap, __iter, __sgt) \ | |
2489 | for ((__iter) = __sgt_iter((__sgt)->sgl, true); \ | |
2490 | ((__dmap) = (__iter).dma + (__iter).curr); \ | |
2491 | (((__iter).curr += PAGE_SIZE) < (__iter).max) || \ | |
63d15326 | 2492 | ((__iter) = __sgt_iter(__sg_next((__iter).sgp), true), 0)) |
85d1225e DG |
2493 | |
2494 | /** | |
2495 | * for_each_sgt_page - iterate over the pages of the given sg_table | |
2496 | * @__pp: page pointer (output) | |
2497 | * @__iter: 'struct sgt_iter' (iterator state, internal) | |
2498 | * @__sgt: sg_table to iterate over (input) | |
2499 | */ | |
2500 | #define for_each_sgt_page(__pp, __iter, __sgt) \ | |
2501 | for ((__iter) = __sgt_iter((__sgt)->sgl, false); \ | |
2502 | ((__pp) = (__iter).pfn == 0 ? NULL : \ | |
2503 | pfn_to_page((__iter).pfn + ((__iter).curr >> PAGE_SHIFT))); \ | |
2504 | (((__iter).curr += PAGE_SIZE) < (__iter).max) || \ | |
63d15326 | 2505 | ((__iter) = __sgt_iter(__sg_next((__iter).sgp), false), 0)) |
a071fa00 | 2506 | |
351e3db2 BV |
2507 | /* |
2508 | * A command that requires special handling by the command parser. | |
2509 | */ | |
2510 | struct drm_i915_cmd_descriptor { | |
2511 | /* | |
2512 | * Flags describing how the command parser processes the command. | |
2513 | * | |
2514 | * CMD_DESC_FIXED: The command has a fixed length if this is set, | |
2515 | * a length mask if not set | |
2516 | * CMD_DESC_SKIP: The command is allowed but does not follow the | |
2517 | * standard length encoding for the opcode range in | |
2518 | * which it falls | |
2519 | * CMD_DESC_REJECT: The command is never allowed | |
2520 | * CMD_DESC_REGISTER: The command should be checked against the | |
2521 | * register whitelist for the appropriate ring | |
2522 | * CMD_DESC_MASTER: The command is allowed if the submitting process | |
2523 | * is the DRM master | |
2524 | */ | |
2525 | u32 flags; | |
2526 | #define CMD_DESC_FIXED (1<<0) | |
2527 | #define CMD_DESC_SKIP (1<<1) | |
2528 | #define CMD_DESC_REJECT (1<<2) | |
2529 | #define CMD_DESC_REGISTER (1<<3) | |
2530 | #define CMD_DESC_BITMASK (1<<4) | |
2531 | #define CMD_DESC_MASTER (1<<5) | |
2532 | ||
2533 | /* | |
2534 | * The command's unique identification bits and the bitmask to get them. | |
2535 | * This isn't strictly the opcode field as defined in the spec and may | |
2536 | * also include type, subtype, and/or subop fields. | |
2537 | */ | |
2538 | struct { | |
2539 | u32 value; | |
2540 | u32 mask; | |
2541 | } cmd; | |
2542 | ||
2543 | /* | |
2544 | * The command's length. The command is either fixed length (i.e. does | |
2545 | * not include a length field) or has a length field mask. The flag | |
2546 | * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has | |
2547 | * a length mask. All command entries in a command table must include | |
2548 | * length information. | |
2549 | */ | |
2550 | union { | |
2551 | u32 fixed; | |
2552 | u32 mask; | |
2553 | } length; | |
2554 | ||
2555 | /* | |
2556 | * Describes where to find a register address in the command to check | |
2557 | * against the ring's register whitelist. Only valid if flags has the | |
2558 | * CMD_DESC_REGISTER bit set. | |
6a65c5b9 FJ |
2559 | * |
2560 | * A non-zero step value implies that the command may access multiple | |
2561 | * registers in sequence (e.g. LRI), in that case step gives the | |
2562 | * distance in dwords between individual offset fields. | |
351e3db2 BV |
2563 | */ |
2564 | struct { | |
2565 | u32 offset; | |
2566 | u32 mask; | |
6a65c5b9 | 2567 | u32 step; |
351e3db2 BV |
2568 | } reg; |
2569 | ||
2570 | #define MAX_CMD_DESC_BITMASKS 3 | |
2571 | /* | |
2572 | * Describes command checks where a particular dword is masked and | |
2573 | * compared against an expected value. If the command does not match | |
2574 | * the expected value, the parser rejects it. Only valid if flags has | |
2575 | * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero | |
2576 | * are valid. | |
d4d48035 BV |
2577 | * |
2578 | * If the check specifies a non-zero condition_mask then the parser | |
2579 | * only performs the check when the bits specified by condition_mask | |
2580 | * are non-zero. | |
351e3db2 BV |
2581 | */ |
2582 | struct { | |
2583 | u32 offset; | |
2584 | u32 mask; | |
2585 | u32 expected; | |
d4d48035 BV |
2586 | u32 condition_offset; |
2587 | u32 condition_mask; | |
351e3db2 BV |
2588 | } bits[MAX_CMD_DESC_BITMASKS]; |
2589 | }; | |
2590 | ||
2591 | /* | |
2592 | * A table of commands requiring special handling by the command parser. | |
2593 | * | |
33a051a5 CW |
2594 | * Each engine has an array of tables. Each table consists of an array of |
2595 | * command descriptors, which must be sorted with command opcodes in | |
2596 | * ascending order. | |
351e3db2 BV |
2597 | */ |
2598 | struct drm_i915_cmd_table { | |
2599 | const struct drm_i915_cmd_descriptor *table; | |
2600 | int count; | |
2601 | }; | |
2602 | ||
dbbe9127 | 2603 | /* Note that the (struct drm_i915_private *) cast is just to shut up gcc. */ |
7312e2dd CW |
2604 | #define __I915__(p) ({ \ |
2605 | struct drm_i915_private *__p; \ | |
2606 | if (__builtin_types_compatible_p(typeof(*p), struct drm_i915_private)) \ | |
2607 | __p = (struct drm_i915_private *)p; \ | |
2608 | else if (__builtin_types_compatible_p(typeof(*p), struct drm_device)) \ | |
2609 | __p = to_i915((struct drm_device *)p); \ | |
2610 | else \ | |
2611 | BUILD_BUG(); \ | |
2612 | __p; \ | |
2613 | }) | |
351c3b53 | 2614 | #define INTEL_INFO(p) (&__I915__(p)->info) |
50a0bc90 | 2615 | |
55b8f2a7 | 2616 | #define INTEL_GEN(dev_priv) ((dev_priv)->info.gen) |
50a0bc90 | 2617 | #define INTEL_DEVID(dev_priv) ((dev_priv)->info.device_id) |
cae5852d | 2618 | |
e87a005d | 2619 | #define REVID_FOREVER 0xff |
091387c1 | 2620 | #define INTEL_REVID(p) (__I915__(p)->drm.pdev->revision) |
ac657f64 TU |
2621 | |
2622 | #define GEN_FOREVER (0) | |
2623 | /* | |
2624 | * Returns true if Gen is in inclusive range [Start, End]. | |
2625 | * | |
2626 | * Use GEN_FOREVER for unbound start and or end. | |
2627 | */ | |
c1812bdb | 2628 | #define IS_GEN(dev_priv, s, e) ({ \ |
ac657f64 TU |
2629 | unsigned int __s = (s), __e = (e); \ |
2630 | BUILD_BUG_ON(!__builtin_constant_p(s)); \ | |
2631 | BUILD_BUG_ON(!__builtin_constant_p(e)); \ | |
2632 | if ((__s) != GEN_FOREVER) \ | |
2633 | __s = (s) - 1; \ | |
2634 | if ((__e) == GEN_FOREVER) \ | |
2635 | __e = BITS_PER_LONG - 1; \ | |
2636 | else \ | |
2637 | __e = (e) - 1; \ | |
c1812bdb | 2638 | !!((dev_priv)->info.gen_mask & GENMASK((__e), (__s))); \ |
ac657f64 TU |
2639 | }) |
2640 | ||
e87a005d JN |
2641 | /* |
2642 | * Return true if revision is in range [since,until] inclusive. | |
2643 | * | |
2644 | * Use 0 for open-ended since, and REVID_FOREVER for open-ended until. | |
2645 | */ | |
2646 | #define IS_REVID(p, since, until) \ | |
2647 | (INTEL_REVID(p) >= (since) && INTEL_REVID(p) <= (until)) | |
2648 | ||
50a0bc90 TU |
2649 | #define IS_I830(dev_priv) (INTEL_DEVID(dev_priv) == 0x3577) |
2650 | #define IS_845G(dev_priv) (INTEL_DEVID(dev_priv) == 0x2562) | |
cae5852d | 2651 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
50a0bc90 | 2652 | #define IS_I865G(dev_priv) (INTEL_DEVID(dev_priv) == 0x2572) |
cae5852d | 2653 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
50a0bc90 TU |
2654 | #define IS_I915GM(dev_priv) (INTEL_DEVID(dev_priv) == 0x2592) |
2655 | #define IS_I945G(dev_priv) (INTEL_DEVID(dev_priv) == 0x2772) | |
cae5852d ZN |
2656 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
2657 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
2658 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
50a0bc90 | 2659 | #define IS_GM45(dev_priv) (INTEL_DEVID(dev_priv) == 0x2A42) |
9beb5fea | 2660 | #define IS_G4X(dev_priv) ((dev_priv)->info.is_g4x) |
50a0bc90 TU |
2661 | #define IS_PINEVIEW_G(dev_priv) (INTEL_DEVID(dev_priv) == 0xa001) |
2662 | #define IS_PINEVIEW_M(dev_priv) (INTEL_DEVID(dev_priv) == 0xa011) | |
cae5852d ZN |
2663 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
2664 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
50a0bc90 | 2665 | #define IS_IRONLAKE_M(dev_priv) (INTEL_DEVID(dev_priv) == 0x0046) |
fd6b8f43 | 2666 | #define IS_IVYBRIDGE(dev_priv) ((dev_priv)->info.is_ivybridge) |
50a0bc90 TU |
2667 | #define IS_IVB_GT1(dev_priv) (INTEL_DEVID(dev_priv) == 0x0156 || \ |
2668 | INTEL_DEVID(dev_priv) == 0x0152 || \ | |
2669 | INTEL_DEVID(dev_priv) == 0x015a) | |
11a914c2 | 2670 | #define IS_VALLEYVIEW(dev_priv) ((dev_priv)->info.is_valleyview) |
920a14b2 | 2671 | #define IS_CHERRYVIEW(dev_priv) ((dev_priv)->info.is_cherryview) |
772c2a51 | 2672 | #define IS_HASWELL(dev_priv) ((dev_priv)->info.is_haswell) |
8652744b | 2673 | #define IS_BROADWELL(dev_priv) ((dev_priv)->info.is_broadwell) |
d9486e65 | 2674 | #define IS_SKYLAKE(dev_priv) ((dev_priv)->info.is_skylake) |
e2d214ae | 2675 | #define IS_BROXTON(dev_priv) ((dev_priv)->info.is_broxton) |
0853723b | 2676 | #define IS_KABYLAKE(dev_priv) ((dev_priv)->info.is_kabylake) |
cae5852d | 2677 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
50a0bc90 TU |
2678 | #define IS_HSW_EARLY_SDV(dev_priv) (IS_HASWELL(dev_priv) && \ |
2679 | (INTEL_DEVID(dev_priv) & 0xFF00) == 0x0C00) | |
2680 | #define IS_BDW_ULT(dev_priv) (IS_BROADWELL(dev_priv) && \ | |
2681 | ((INTEL_DEVID(dev_priv) & 0xf) == 0x6 || \ | |
2682 | (INTEL_DEVID(dev_priv) & 0xf) == 0xb || \ | |
2683 | (INTEL_DEVID(dev_priv) & 0xf) == 0xe)) | |
ebb72aad | 2684 | /* ULX machines are also considered ULT. */ |
50a0bc90 TU |
2685 | #define IS_BDW_ULX(dev_priv) (IS_BROADWELL(dev_priv) && \ |
2686 | (INTEL_DEVID(dev_priv) & 0xf) == 0xe) | |
2687 | #define IS_BDW_GT3(dev_priv) (IS_BROADWELL(dev_priv) && \ | |
2688 | (INTEL_DEVID(dev_priv) & 0x00F0) == 0x0020) | |
2689 | #define IS_HSW_ULT(dev_priv) (IS_HASWELL(dev_priv) && \ | |
2690 | (INTEL_DEVID(dev_priv) & 0xFF00) == 0x0A00) | |
2691 | #define IS_HSW_GT3(dev_priv) (IS_HASWELL(dev_priv) && \ | |
2692 | (INTEL_DEVID(dev_priv) & 0x00F0) == 0x0020) | |
9bbfd20a | 2693 | /* ULX machines are also considered ULT. */ |
50a0bc90 TU |
2694 | #define IS_HSW_ULX(dev_priv) (INTEL_DEVID(dev_priv) == 0x0A0E || \ |
2695 | INTEL_DEVID(dev_priv) == 0x0A1E) | |
2696 | #define IS_SKL_ULT(dev_priv) (INTEL_DEVID(dev_priv) == 0x1906 || \ | |
2697 | INTEL_DEVID(dev_priv) == 0x1913 || \ | |
2698 | INTEL_DEVID(dev_priv) == 0x1916 || \ | |
2699 | INTEL_DEVID(dev_priv) == 0x1921 || \ | |
2700 | INTEL_DEVID(dev_priv) == 0x1926) | |
2701 | #define IS_SKL_ULX(dev_priv) (INTEL_DEVID(dev_priv) == 0x190E || \ | |
2702 | INTEL_DEVID(dev_priv) == 0x1915 || \ | |
2703 | INTEL_DEVID(dev_priv) == 0x191E) | |
2704 | #define IS_KBL_ULT(dev_priv) (INTEL_DEVID(dev_priv) == 0x5906 || \ | |
2705 | INTEL_DEVID(dev_priv) == 0x5913 || \ | |
2706 | INTEL_DEVID(dev_priv) == 0x5916 || \ | |
2707 | INTEL_DEVID(dev_priv) == 0x5921 || \ | |
2708 | INTEL_DEVID(dev_priv) == 0x5926) | |
2709 | #define IS_KBL_ULX(dev_priv) (INTEL_DEVID(dev_priv) == 0x590E || \ | |
2710 | INTEL_DEVID(dev_priv) == 0x5915 || \ | |
2711 | INTEL_DEVID(dev_priv) == 0x591E) | |
2712 | #define IS_SKL_GT3(dev_priv) (IS_SKYLAKE(dev_priv) && \ | |
2713 | (INTEL_DEVID(dev_priv) & 0x00F0) == 0x0020) | |
2714 | #define IS_SKL_GT4(dev_priv) (IS_SKYLAKE(dev_priv) && \ | |
2715 | (INTEL_DEVID(dev_priv) & 0x00F0) == 0x0030) | |
7a58bad0 | 2716 | |
b833d685 | 2717 | #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary) |
cae5852d | 2718 | |
ef712bb4 JN |
2719 | #define SKL_REVID_A0 0x0 |
2720 | #define SKL_REVID_B0 0x1 | |
2721 | #define SKL_REVID_C0 0x2 | |
2722 | #define SKL_REVID_D0 0x3 | |
2723 | #define SKL_REVID_E0 0x4 | |
2724 | #define SKL_REVID_F0 0x5 | |
4ba9c1f7 MK |
2725 | #define SKL_REVID_G0 0x6 |
2726 | #define SKL_REVID_H0 0x7 | |
ef712bb4 | 2727 | |
e87a005d JN |
2728 | #define IS_SKL_REVID(p, since, until) (IS_SKYLAKE(p) && IS_REVID(p, since, until)) |
2729 | ||
ef712bb4 | 2730 | #define BXT_REVID_A0 0x0 |
fffda3f4 | 2731 | #define BXT_REVID_A1 0x1 |
ef712bb4 JN |
2732 | #define BXT_REVID_B0 0x3 |
2733 | #define BXT_REVID_C0 0x9 | |
6c74c87f | 2734 | |
e2d214ae TU |
2735 | #define IS_BXT_REVID(dev_priv, since, until) \ |
2736 | (IS_BROXTON(dev_priv) && IS_REVID(dev_priv, since, until)) | |
e87a005d | 2737 | |
c033a37c MK |
2738 | #define KBL_REVID_A0 0x0 |
2739 | #define KBL_REVID_B0 0x1 | |
fe905819 MK |
2740 | #define KBL_REVID_C0 0x2 |
2741 | #define KBL_REVID_D0 0x3 | |
2742 | #define KBL_REVID_E0 0x4 | |
c033a37c | 2743 | |
0853723b TU |
2744 | #define IS_KBL_REVID(dev_priv, since, until) \ |
2745 | (IS_KABYLAKE(dev_priv) && IS_REVID(dev_priv, since, until)) | |
c033a37c | 2746 | |
85436696 JB |
2747 | /* |
2748 | * The genX designation typically refers to the render engine, so render | |
2749 | * capability related checks should use IS_GEN, while display and other checks | |
2750 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
2751 | * chips, etc.). | |
2752 | */ | |
5db94019 TU |
2753 | #define IS_GEN2(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(1))) |
2754 | #define IS_GEN3(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(2))) | |
2755 | #define IS_GEN4(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(3))) | |
2756 | #define IS_GEN5(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(4))) | |
2757 | #define IS_GEN6(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(5))) | |
2758 | #define IS_GEN7(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(6))) | |
2759 | #define IS_GEN8(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(7))) | |
2760 | #define IS_GEN9(dev_priv) (!!((dev_priv)->info.gen_mask & BIT(8))) | |
cae5852d | 2761 | |
a19d6ff2 TU |
2762 | #define ENGINE_MASK(id) BIT(id) |
2763 | #define RENDER_RING ENGINE_MASK(RCS) | |
2764 | #define BSD_RING ENGINE_MASK(VCS) | |
2765 | #define BLT_RING ENGINE_MASK(BCS) | |
2766 | #define VEBOX_RING ENGINE_MASK(VECS) | |
2767 | #define BSD2_RING ENGINE_MASK(VCS2) | |
2768 | #define ALL_ENGINES (~0) | |
2769 | ||
2770 | #define HAS_ENGINE(dev_priv, id) \ | |
af1346a0 | 2771 | (!!(INTEL_INFO(dev_priv)->ring_mask & ENGINE_MASK(id))) |
a19d6ff2 TU |
2772 | |
2773 | #define HAS_BSD(dev_priv) HAS_ENGINE(dev_priv, VCS) | |
2774 | #define HAS_BSD2(dev_priv) HAS_ENGINE(dev_priv, VCS2) | |
2775 | #define HAS_BLT(dev_priv) HAS_ENGINE(dev_priv, BCS) | |
2776 | #define HAS_VEBOX(dev_priv) HAS_ENGINE(dev_priv, VECS) | |
2777 | ||
63c42e56 | 2778 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
ca377809 | 2779 | #define HAS_SNOOP(dev) (INTEL_INFO(dev)->has_snoop) |
af1346a0 | 2780 | #define HAS_EDRAM(dev) (!!(__I915__(dev)->edram_cap & EDRAM_ENABLED)) |
8652744b TU |
2781 | #define HAS_WT(dev_priv) ((IS_HASWELL(dev_priv) || \ |
2782 | IS_BROADWELL(dev_priv)) && HAS_EDRAM(dev_priv)) | |
3177659a | 2783 | #define HWS_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->hws_needs_physical) |
cae5852d | 2784 | |
e1a52536 | 2785 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->has_hw_contexts) |
4586f1d0 | 2786 | #define HAS_LOGICAL_RING_CONTEXTS(dev) (INTEL_INFO(dev)->has_logical_ring_contexts) |
692ef70c | 2787 | #define USES_PPGTT(dev) (i915.enable_ppgtt) |
81ba8aef MT |
2788 | #define USES_FULL_PPGTT(dev) (i915.enable_ppgtt >= 2) |
2789 | #define USES_FULL_48BIT_PPGTT(dev) (i915.enable_ppgtt == 3) | |
1d2a314c | 2790 | |
05394f39 | 2791 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
2792 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
2793 | ||
b45305fc | 2794 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
50a0bc90 | 2795 | #define HAS_BROKEN_CS_TLB(dev_priv) (IS_I830(dev_priv) || IS_845G(dev_priv)) |
06e668ac MK |
2796 | |
2797 | /* WaRsDisableCoarsePowerGating:skl,bxt */ | |
61251512 TU |
2798 | #define NEEDS_WaRsDisableCoarsePowerGating(dev_priv) \ |
2799 | (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1) || \ | |
2800 | IS_SKL_GT3(dev_priv) || \ | |
2801 | IS_SKL_GT4(dev_priv)) | |
185c66e5 | 2802 | |
4e6b788c DV |
2803 | /* |
2804 | * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts | |
2805 | * even when in MSI mode. This results in spurious interrupt warnings if the | |
2806 | * legacy irq no. is shared with another device. The kernel then disables that | |
2807 | * interrupt source and so prevents the other device from working properly. | |
2808 | */ | |
2809 | #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
b355f109 | 2810 | #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->has_gmbus_irq) |
b45305fc | 2811 | |
cae5852d ZN |
2812 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
2813 | * rows, which changed the alignment requirements and fence programming. | |
2814 | */ | |
50a0bc90 TU |
2815 | #define HAS_128_BYTE_Y_TILING(dev_priv) (!IS_GEN2(dev_priv) && \ |
2816 | !(IS_I915G(dev_priv) || \ | |
2817 | IS_I915GM(dev_priv))) | |
cae5852d ZN |
2818 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
2819 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
cae5852d ZN |
2820 | |
2821 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
2822 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
3a77c4c4 | 2823 | #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) |
cae5852d | 2824 | |
50a0bc90 | 2825 | #define HAS_IPS(dev_priv) (IS_HSW_ULT(dev_priv) || IS_BROADWELL(dev_priv)) |
f5adf94e | 2826 | |
1d3fe53b | 2827 | #define HAS_DP_MST(dev) (INTEL_INFO(dev)->has_dp_mst) |
0c9b3715 | 2828 | |
4f8036a2 | 2829 | #define HAS_DDI(dev_priv) ((dev_priv)->info.has_ddi) |
30568c45 | 2830 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
6e3b84d8 | 2831 | #define HAS_PSR(dev) (INTEL_INFO(dev)->has_psr) |
86f3624b | 2832 | #define HAS_RC6(dev) (INTEL_INFO(dev)->has_rc6) |
33b5bf82 | 2833 | #define HAS_RC6p(dev) (INTEL_INFO(dev)->has_rc6p) |
affa9354 | 2834 | |
3bacde19 | 2835 | #define HAS_CSR(dev) (INTEL_INFO(dev)->has_csr) |
eb805623 | 2836 | |
6772ffe0 | 2837 | #define HAS_RUNTIME_PM(dev_priv) ((dev_priv)->info.has_runtime_pm) |
1a3d1898 DG |
2838 | /* |
2839 | * For now, anything with a GuC requires uCode loading, and then supports | |
2840 | * command submission once loaded. But these are logically independent | |
2841 | * properties, so we have separate macros to test them. | |
2842 | */ | |
3d810fbe | 2843 | #define HAS_GUC(dev) (INTEL_INFO(dev)->has_guc) |
1a3d1898 DG |
2844 | #define HAS_GUC_UCODE(dev) (HAS_GUC(dev)) |
2845 | #define HAS_GUC_SCHED(dev) (HAS_GUC(dev)) | |
33a732f4 | 2846 | |
53233f08 | 2847 | #define HAS_RESOURCE_STREAMER(dev) (INTEL_INFO(dev)->has_resource_streamer) |
a9ed33ca | 2848 | |
33e141ed | 2849 | #define HAS_POOLED_EU(dev) (INTEL_INFO(dev)->has_pooled_eu) |
2850 | ||
17a303ec PZ |
2851 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
2852 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
2853 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
2854 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
2855 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
2856 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
e7e7ea20 S |
2857 | #define INTEL_PCH_SPT_DEVICE_ID_TYPE 0xA100 |
2858 | #define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE 0x9D00 | |
22dea0be | 2859 | #define INTEL_PCH_KBP_DEVICE_ID_TYPE 0xA200 |
30c964a6 | 2860 | #define INTEL_PCH_P2X_DEVICE_ID_TYPE 0x7100 |
1844a66b | 2861 | #define INTEL_PCH_P3X_DEVICE_ID_TYPE 0x7000 |
39bfcd52 | 2862 | #define INTEL_PCH_QEMU_DEVICE_ID_TYPE 0x2900 /* qemu q35 has 2918 */ |
17a303ec | 2863 | |
6e266956 TU |
2864 | #define INTEL_PCH_TYPE(dev_priv) ((dev_priv)->pch_type) |
2865 | #define HAS_PCH_KBP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_KBP) | |
2866 | #define HAS_PCH_SPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_SPT) | |
2867 | #define HAS_PCH_LPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_LPT) | |
4f8036a2 TU |
2868 | #define HAS_PCH_LPT_LP(dev_priv) \ |
2869 | ((dev_priv)->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) | |
2870 | #define HAS_PCH_LPT_H(dev_priv) \ | |
2871 | ((dev_priv)->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE) | |
6e266956 TU |
2872 | #define HAS_PCH_CPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_CPT) |
2873 | #define HAS_PCH_IBX(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_IBX) | |
2874 | #define HAS_PCH_NOP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_NOP) | |
2875 | #define HAS_PCH_SPLIT(dev_priv) (INTEL_PCH_TYPE(dev_priv) != PCH_NONE) | |
cae5852d | 2876 | |
49cff963 | 2877 | #define HAS_GMCH_DISPLAY(dev_priv) ((dev_priv)->info.has_gmch_display) |
5fafe292 | 2878 | |
6389dd83 SS |
2879 | #define HAS_LSPCON(dev_priv) (IS_GEN9(dev_priv)) |
2880 | ||
040d2baa | 2881 | /* DPF == dynamic parity feature */ |
3c9192bc | 2882 | #define HAS_L3_DPF(dev_priv) ((dev_priv)->info.has_l3_dpf) |
50a0bc90 TU |
2883 | #define NUM_L3_SLICES(dev_priv) (IS_HSW_GT3(dev_priv) ? \ |
2884 | 2 : HAS_L3_DPF(dev_priv)) | |
e1ef7cc2 | 2885 | |
c8735b0c | 2886 | #define GT_FREQUENCY_MULTIPLIER 50 |
de43ae9d | 2887 | #define GEN9_FREQ_SCALER 3 |
c8735b0c | 2888 | |
05394f39 CW |
2889 | #include "i915_trace.h" |
2890 | ||
48f112fe CW |
2891 | static inline bool intel_scanout_needs_vtd_wa(struct drm_i915_private *dev_priv) |
2892 | { | |
2893 | #ifdef CONFIG_INTEL_IOMMU | |
2894 | if (INTEL_GEN(dev_priv) >= 6 && intel_iommu_gfx_mapped) | |
2895 | return true; | |
2896 | #endif | |
2897 | return false; | |
2898 | } | |
2899 | ||
1751fcf9 ML |
2900 | extern int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state); |
2901 | extern int i915_resume_switcheroo(struct drm_device *dev); | |
7c1c2871 | 2902 | |
c033666a | 2903 | int intel_sanitize_enable_ppgtt(struct drm_i915_private *dev_priv, |
351c3b53 | 2904 | int enable_ppgtt); |
0e4ca100 | 2905 | |
39df9190 CW |
2906 | bool intel_sanitize_semaphores(struct drm_i915_private *dev_priv, int value); |
2907 | ||
0673ad47 | 2908 | /* i915_drv.c */ |
d15d7538 ID |
2909 | void __printf(3, 4) |
2910 | __i915_printk(struct drm_i915_private *dev_priv, const char *level, | |
2911 | const char *fmt, ...); | |
2912 | ||
2913 | #define i915_report_error(dev_priv, fmt, ...) \ | |
2914 | __i915_printk(dev_priv, KERN_ERR, fmt, ##__VA_ARGS__) | |
2915 | ||
c43b5634 | 2916 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
2917 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
2918 | unsigned long arg); | |
c43b5634 | 2919 | #endif |
efab0698 JN |
2920 | extern const struct dev_pm_ops i915_pm_ops; |
2921 | ||
2922 | extern int i915_driver_load(struct pci_dev *pdev, | |
2923 | const struct pci_device_id *ent); | |
2924 | extern void i915_driver_unload(struct drm_device *dev); | |
dc97997a CW |
2925 | extern int intel_gpu_reset(struct drm_i915_private *dev_priv, u32 engine_mask); |
2926 | extern bool intel_has_gpu_reset(struct drm_i915_private *dev_priv); | |
780f262a | 2927 | extern void i915_reset(struct drm_i915_private *dev_priv); |
6b332fa2 | 2928 | extern int intel_guc_reset(struct drm_i915_private *dev_priv); |
fc0768ce | 2929 | extern void intel_engine_init_hangcheck(struct intel_engine_cs *engine); |
7648fa99 JB |
2930 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
2931 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
2932 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
2933 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
650ad970 | 2934 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool on); |
7648fa99 | 2935 | |
77913b39 | 2936 | /* intel_hotplug.c */ |
91d14251 TU |
2937 | void intel_hpd_irq_handler(struct drm_i915_private *dev_priv, |
2938 | u32 pin_mask, u32 long_mask); | |
77913b39 JN |
2939 | void intel_hpd_init(struct drm_i915_private *dev_priv); |
2940 | void intel_hpd_init_work(struct drm_i915_private *dev_priv); | |
2941 | void intel_hpd_cancel_work(struct drm_i915_private *dev_priv); | |
cc24fcdc | 2942 | bool intel_hpd_pin_to_port(enum hpd_pin pin, enum port *port); |
b236d7c8 L |
2943 | bool intel_hpd_disable(struct drm_i915_private *dev_priv, enum hpd_pin pin); |
2944 | void intel_hpd_enable(struct drm_i915_private *dev_priv, enum hpd_pin pin); | |
77913b39 | 2945 | |
1da177e4 | 2946 | /* i915_irq.c */ |
26a02b8f CW |
2947 | static inline void i915_queue_hangcheck(struct drm_i915_private *dev_priv) |
2948 | { | |
2949 | unsigned long delay; | |
2950 | ||
2951 | if (unlikely(!i915.enable_hangcheck)) | |
2952 | return; | |
2953 | ||
2954 | /* Don't continually defer the hangcheck so that it is always run at | |
2955 | * least once after work has been scheduled on any ring. Otherwise, | |
2956 | * we will ignore a hung ring if a second ring is kept busy. | |
2957 | */ | |
2958 | ||
2959 | delay = round_jiffies_up_relative(DRM_I915_HANGCHECK_JIFFIES); | |
2960 | queue_delayed_work(system_long_wq, | |
2961 | &dev_priv->gpu_error.hangcheck_work, delay); | |
2962 | } | |
2963 | ||
58174462 | 2964 | __printf(3, 4) |
c033666a CW |
2965 | void i915_handle_error(struct drm_i915_private *dev_priv, |
2966 | u32 engine_mask, | |
58174462 | 2967 | const char *fmt, ...); |
1da177e4 | 2968 | |
b963291c | 2969 | extern void intel_irq_init(struct drm_i915_private *dev_priv); |
2aeb7d3a DV |
2970 | int intel_irq_install(struct drm_i915_private *dev_priv); |
2971 | void intel_irq_uninstall(struct drm_i915_private *dev_priv); | |
907b28c5 | 2972 | |
dc97997a CW |
2973 | extern void intel_uncore_sanitize(struct drm_i915_private *dev_priv); |
2974 | extern void intel_uncore_early_sanitize(struct drm_i915_private *dev_priv, | |
10018603 | 2975 | bool restore_forcewake); |
dc97997a | 2976 | extern void intel_uncore_init(struct drm_i915_private *dev_priv); |
fc97618b | 2977 | extern bool intel_uncore_unclaimed_mmio(struct drm_i915_private *dev_priv); |
bc3b9346 | 2978 | extern bool intel_uncore_arm_unclaimed_mmio_detection(struct drm_i915_private *dev_priv); |
dc97997a CW |
2979 | extern void intel_uncore_fini(struct drm_i915_private *dev_priv); |
2980 | extern void intel_uncore_forcewake_reset(struct drm_i915_private *dev_priv, | |
2981 | bool restore); | |
48c1026a | 2982 | const char *intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id); |
59bad947 | 2983 | void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv, |
48c1026a | 2984 | enum forcewake_domains domains); |
59bad947 | 2985 | void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv, |
48c1026a | 2986 | enum forcewake_domains domains); |
a6111f7b CW |
2987 | /* Like above but the caller must manage the uncore.lock itself. |
2988 | * Must be used with I915_READ_FW and friends. | |
2989 | */ | |
2990 | void intel_uncore_forcewake_get__locked(struct drm_i915_private *dev_priv, | |
2991 | enum forcewake_domains domains); | |
2992 | void intel_uncore_forcewake_put__locked(struct drm_i915_private *dev_priv, | |
2993 | enum forcewake_domains domains); | |
3accaf7e MK |
2994 | u64 intel_uncore_edram_size(struct drm_i915_private *dev_priv); |
2995 | ||
59bad947 | 2996 | void assert_forcewakes_inactive(struct drm_i915_private *dev_priv); |
0ad35fed | 2997 | |
1758b90e CW |
2998 | int intel_wait_for_register(struct drm_i915_private *dev_priv, |
2999 | i915_reg_t reg, | |
3000 | const u32 mask, | |
3001 | const u32 value, | |
3002 | const unsigned long timeout_ms); | |
3003 | int intel_wait_for_register_fw(struct drm_i915_private *dev_priv, | |
3004 | i915_reg_t reg, | |
3005 | const u32 mask, | |
3006 | const u32 value, | |
3007 | const unsigned long timeout_ms); | |
3008 | ||
0ad35fed ZW |
3009 | static inline bool intel_gvt_active(struct drm_i915_private *dev_priv) |
3010 | { | |
feddf6e8 | 3011 | return dev_priv->gvt; |
0ad35fed ZW |
3012 | } |
3013 | ||
c033666a | 3014 | static inline bool intel_vgpu_active(struct drm_i915_private *dev_priv) |
cf9d2890 | 3015 | { |
c033666a | 3016 | return dev_priv->vgpu.active; |
cf9d2890 | 3017 | } |
b1f14ad0 | 3018 | |
7c463586 | 3019 | void |
50227e1c | 3020 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 3021 | u32 status_mask); |
7c463586 KP |
3022 | |
3023 | void | |
50227e1c | 3024 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 3025 | u32 status_mask); |
7c463586 | 3026 | |
f8b79e58 ID |
3027 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv); |
3028 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv); | |
0706f17c EE |
3029 | void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv, |
3030 | uint32_t mask, | |
3031 | uint32_t bits); | |
fbdedaea VS |
3032 | void ilk_update_display_irq(struct drm_i915_private *dev_priv, |
3033 | uint32_t interrupt_mask, | |
3034 | uint32_t enabled_irq_mask); | |
3035 | static inline void | |
3036 | ilk_enable_display_irq(struct drm_i915_private *dev_priv, uint32_t bits) | |
3037 | { | |
3038 | ilk_update_display_irq(dev_priv, bits, bits); | |
3039 | } | |
3040 | static inline void | |
3041 | ilk_disable_display_irq(struct drm_i915_private *dev_priv, uint32_t bits) | |
3042 | { | |
3043 | ilk_update_display_irq(dev_priv, bits, 0); | |
3044 | } | |
013d3752 VS |
3045 | void bdw_update_pipe_irq(struct drm_i915_private *dev_priv, |
3046 | enum pipe pipe, | |
3047 | uint32_t interrupt_mask, | |
3048 | uint32_t enabled_irq_mask); | |
3049 | static inline void bdw_enable_pipe_irq(struct drm_i915_private *dev_priv, | |
3050 | enum pipe pipe, uint32_t bits) | |
3051 | { | |
3052 | bdw_update_pipe_irq(dev_priv, pipe, bits, bits); | |
3053 | } | |
3054 | static inline void bdw_disable_pipe_irq(struct drm_i915_private *dev_priv, | |
3055 | enum pipe pipe, uint32_t bits) | |
3056 | { | |
3057 | bdw_update_pipe_irq(dev_priv, pipe, bits, 0); | |
3058 | } | |
47339cd9 DV |
3059 | void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, |
3060 | uint32_t interrupt_mask, | |
3061 | uint32_t enabled_irq_mask); | |
14443261 VS |
3062 | static inline void |
3063 | ibx_enable_display_interrupt(struct drm_i915_private *dev_priv, uint32_t bits) | |
3064 | { | |
3065 | ibx_display_interrupt_update(dev_priv, bits, bits); | |
3066 | } | |
3067 | static inline void | |
3068 | ibx_disable_display_interrupt(struct drm_i915_private *dev_priv, uint32_t bits) | |
3069 | { | |
3070 | ibx_display_interrupt_update(dev_priv, bits, 0); | |
3071 | } | |
3072 | ||
673a394b | 3073 | /* i915_gem.c */ |
673a394b EA |
3074 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, |
3075 | struct drm_file *file_priv); | |
3076 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
3077 | struct drm_file *file_priv); | |
3078 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
3079 | struct drm_file *file_priv); | |
3080 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
3081 | struct drm_file *file_priv); | |
de151cf6 JB |
3082 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
3083 | struct drm_file *file_priv); | |
673a394b EA |
3084 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
3085 | struct drm_file *file_priv); | |
3086 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
3087 | struct drm_file *file_priv); | |
3088 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
3089 | struct drm_file *file_priv); | |
76446cac JB |
3090 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
3091 | struct drm_file *file_priv); | |
673a394b EA |
3092 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, |
3093 | struct drm_file *file_priv); | |
199adf40 BW |
3094 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
3095 | struct drm_file *file); | |
3096 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
3097 | struct drm_file *file); | |
673a394b EA |
3098 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
3099 | struct drm_file *file_priv); | |
3ef94daa CW |
3100 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
3101 | struct drm_file *file_priv); | |
673a394b EA |
3102 | int i915_gem_set_tiling(struct drm_device *dev, void *data, |
3103 | struct drm_file *file_priv); | |
3104 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
3105 | struct drm_file *file_priv); | |
72778cb2 | 3106 | void i915_gem_init_userptr(struct drm_i915_private *dev_priv); |
5cc9ed4b CW |
3107 | int i915_gem_userptr_ioctl(struct drm_device *dev, void *data, |
3108 | struct drm_file *file); | |
5a125c3c EA |
3109 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
3110 | struct drm_file *file_priv); | |
23ba4fd0 BW |
3111 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
3112 | struct drm_file *file_priv); | |
d64aa096 ID |
3113 | void i915_gem_load_init(struct drm_device *dev); |
3114 | void i915_gem_load_cleanup(struct drm_device *dev); | |
40ae4e16 | 3115 | void i915_gem_load_init_fences(struct drm_i915_private *dev_priv); |
6a800eab | 3116 | int i915_gem_freeze(struct drm_i915_private *dev_priv); |
461fb99c CW |
3117 | int i915_gem_freeze_late(struct drm_i915_private *dev_priv); |
3118 | ||
42dcedd4 CW |
3119 | void *i915_gem_object_alloc(struct drm_device *dev); |
3120 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
37e680a1 CW |
3121 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
3122 | const struct drm_i915_gem_object_ops *ops); | |
d37cd8a8 | 3123 | struct drm_i915_gem_object *i915_gem_object_create(struct drm_device *dev, |
b4bcbe2a | 3124 | u64 size); |
ea70299d DG |
3125 | struct drm_i915_gem_object *i915_gem_object_create_from_data( |
3126 | struct drm_device *dev, const void *data, size_t size); | |
b1f788c6 | 3127 | void i915_gem_close_object(struct drm_gem_object *gem, struct drm_file *file); |
673a394b | 3128 | void i915_gem_free_object(struct drm_gem_object *obj); |
42dcedd4 | 3129 | |
058d88c4 | 3130 | struct i915_vma * __must_check |
ec7adb6e JL |
3131 | i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj, |
3132 | const struct i915_ggtt_view *view, | |
91b2db6f | 3133 | u64 size, |
2ffffd0f CW |
3134 | u64 alignment, |
3135 | u64 flags); | |
fe14d5f4 TU |
3136 | |
3137 | int i915_vma_bind(struct i915_vma *vma, enum i915_cache_level cache_level, | |
3138 | u32 flags); | |
d0710abb | 3139 | void __i915_vma_set_map_and_fenceable(struct i915_vma *vma); |
07fe0b12 | 3140 | int __must_check i915_vma_unbind(struct i915_vma *vma); |
b1f788c6 CW |
3141 | void i915_vma_close(struct i915_vma *vma); |
3142 | void i915_vma_destroy(struct i915_vma *vma); | |
aa653a68 CW |
3143 | |
3144 | int i915_gem_object_unbind(struct drm_i915_gem_object *obj); | |
dd624afd | 3145 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
05394f39 | 3146 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
f787a5f5 | 3147 | |
7c108fd8 CW |
3148 | void i915_gem_runtime_suspend(struct drm_i915_private *dev_priv); |
3149 | ||
37e680a1 | 3150 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
ee286370 CW |
3151 | |
3152 | static inline int __sg_page_count(struct scatterlist *sg) | |
9da3da66 | 3153 | { |
ee286370 CW |
3154 | return sg->length >> PAGE_SHIFT; |
3155 | } | |
67d5a50c | 3156 | |
033908ae DG |
3157 | struct page * |
3158 | i915_gem_object_get_dirty_page(struct drm_i915_gem_object *obj, int n); | |
3159 | ||
341be1cd CW |
3160 | static inline dma_addr_t |
3161 | i915_gem_object_get_dma_address(struct drm_i915_gem_object *obj, int n) | |
3162 | { | |
3163 | if (n < obj->get_page.last) { | |
3164 | obj->get_page.sg = obj->pages->sgl; | |
3165 | obj->get_page.last = 0; | |
3166 | } | |
3167 | ||
3168 | while (obj->get_page.last + __sg_page_count(obj->get_page.sg) <= n) { | |
3169 | obj->get_page.last += __sg_page_count(obj->get_page.sg++); | |
3170 | if (unlikely(sg_is_chain(obj->get_page.sg))) | |
3171 | obj->get_page.sg = sg_chain_ptr(obj->get_page.sg); | |
3172 | } | |
3173 | ||
3174 | return sg_dma_address(obj->get_page.sg) + ((n - obj->get_page.last) << PAGE_SHIFT); | |
3175 | } | |
3176 | ||
ee286370 CW |
3177 | static inline struct page * |
3178 | i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) | |
9da3da66 | 3179 | { |
ee286370 CW |
3180 | if (WARN_ON(n >= obj->base.size >> PAGE_SHIFT)) |
3181 | return NULL; | |
67d5a50c | 3182 | |
ee286370 CW |
3183 | if (n < obj->get_page.last) { |
3184 | obj->get_page.sg = obj->pages->sgl; | |
3185 | obj->get_page.last = 0; | |
3186 | } | |
67d5a50c | 3187 | |
ee286370 CW |
3188 | while (obj->get_page.last + __sg_page_count(obj->get_page.sg) <= n) { |
3189 | obj->get_page.last += __sg_page_count(obj->get_page.sg++); | |
3190 | if (unlikely(sg_is_chain(obj->get_page.sg))) | |
3191 | obj->get_page.sg = sg_chain_ptr(obj->get_page.sg); | |
3192 | } | |
67d5a50c | 3193 | |
ee286370 | 3194 | return nth_page(sg_page(obj->get_page.sg), n - obj->get_page.last); |
9da3da66 | 3195 | } |
ee286370 | 3196 | |
a5570178 CW |
3197 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
3198 | { | |
40fa60c8 | 3199 | GEM_BUG_ON(obj->pages == NULL); |
a5570178 CW |
3200 | obj->pages_pin_count++; |
3201 | } | |
0a798eb9 | 3202 | |
a5570178 CW |
3203 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) |
3204 | { | |
40fa60c8 | 3205 | GEM_BUG_ON(obj->pages_pin_count == 0); |
a5570178 | 3206 | obj->pages_pin_count--; |
40fa60c8 | 3207 | GEM_BUG_ON(obj->pages_pin_count < obj->bind_count); |
a5570178 CW |
3208 | } |
3209 | ||
d31d7cb1 CW |
3210 | enum i915_map_type { |
3211 | I915_MAP_WB = 0, | |
3212 | I915_MAP_WC, | |
3213 | }; | |
3214 | ||
0a798eb9 CW |
3215 | /** |
3216 | * i915_gem_object_pin_map - return a contiguous mapping of the entire object | |
3217 | * @obj - the object to map into kernel address space | |
d31d7cb1 | 3218 | * @type - the type of mapping, used to select pgprot_t |
0a798eb9 CW |
3219 | * |
3220 | * Calls i915_gem_object_pin_pages() to prevent reaping of the object's | |
3221 | * pages and then returns a contiguous mapping of the backing storage into | |
d31d7cb1 CW |
3222 | * the kernel address space. Based on the @type of mapping, the PTE will be |
3223 | * set to either WriteBack or WriteCombine (via pgprot_t). | |
0a798eb9 | 3224 | * |
8305216f DG |
3225 | * The caller must hold the struct_mutex, and is responsible for calling |
3226 | * i915_gem_object_unpin_map() when the mapping is no longer required. | |
0a798eb9 | 3227 | * |
8305216f DG |
3228 | * Returns the pointer through which to access the mapped object, or an |
3229 | * ERR_PTR() on error. | |
0a798eb9 | 3230 | */ |
d31d7cb1 CW |
3231 | void *__must_check i915_gem_object_pin_map(struct drm_i915_gem_object *obj, |
3232 | enum i915_map_type type); | |
0a798eb9 CW |
3233 | |
3234 | /** | |
3235 | * i915_gem_object_unpin_map - releases an earlier mapping | |
3236 | * @obj - the object to unmap | |
3237 | * | |
3238 | * After pinning the object and mapping its pages, once you are finished | |
3239 | * with your access, call i915_gem_object_unpin_map() to release the pin | |
3240 | * upon the mapping. Once the pin count reaches zero, that mapping may be | |
3241 | * removed. | |
3242 | * | |
3243 | * The caller must hold the struct_mutex. | |
3244 | */ | |
3245 | static inline void i915_gem_object_unpin_map(struct drm_i915_gem_object *obj) | |
3246 | { | |
3247 | lockdep_assert_held(&obj->base.dev->struct_mutex); | |
3248 | i915_gem_object_unpin_pages(obj); | |
3249 | } | |
3250 | ||
43394c7d CW |
3251 | int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj, |
3252 | unsigned int *needs_clflush); | |
3253 | int i915_gem_obj_prepare_shmem_write(struct drm_i915_gem_object *obj, | |
3254 | unsigned int *needs_clflush); | |
3255 | #define CLFLUSH_BEFORE 0x1 | |
3256 | #define CLFLUSH_AFTER 0x2 | |
3257 | #define CLFLUSH_FLAGS (CLFLUSH_BEFORE | CLFLUSH_AFTER) | |
3258 | ||
3259 | static inline void | |
3260 | i915_gem_obj_finish_shmem_access(struct drm_i915_gem_object *obj) | |
3261 | { | |
3262 | i915_gem_object_unpin_pages(obj); | |
3263 | } | |
3264 | ||
54cf91dc | 3265 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
e2d05a8b | 3266 | void i915_vma_move_to_active(struct i915_vma *vma, |
5cf3d280 CW |
3267 | struct drm_i915_gem_request *req, |
3268 | unsigned int flags); | |
ff72145b DA |
3269 | int i915_gem_dumb_create(struct drm_file *file_priv, |
3270 | struct drm_device *dev, | |
3271 | struct drm_mode_create_dumb *args); | |
da6b51d0 DA |
3272 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, |
3273 | uint32_t handle, uint64_t *offset); | |
4cc69075 | 3274 | int i915_gem_mmap_gtt_version(void); |
85d1225e DG |
3275 | |
3276 | void i915_gem_track_fb(struct drm_i915_gem_object *old, | |
3277 | struct drm_i915_gem_object *new, | |
3278 | unsigned frontbuffer_bits); | |
3279 | ||
fca26bb4 | 3280 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); |
1690e1eb | 3281 | |
8d9fc7fd | 3282 | struct drm_i915_gem_request * |
0bc40be8 | 3283 | i915_gem_find_active_request(struct intel_engine_cs *engine); |
8d9fc7fd | 3284 | |
67d97da3 | 3285 | void i915_gem_retire_requests(struct drm_i915_private *dev_priv); |
84c33a64 | 3286 | |
1f83fee0 DV |
3287 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
3288 | { | |
8af29b0c | 3289 | return unlikely(test_bit(I915_RESET_IN_PROGRESS, &error->flags)); |
c19ae989 CW |
3290 | } |
3291 | ||
8af29b0c | 3292 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) |
c19ae989 | 3293 | { |
8af29b0c | 3294 | return unlikely(test_bit(I915_WEDGED, &error->flags)); |
1f83fee0 DV |
3295 | } |
3296 | ||
8af29b0c | 3297 | static inline bool i915_reset_in_progress_or_wedged(struct i915_gpu_error *error) |
1f83fee0 | 3298 | { |
8af29b0c | 3299 | return i915_reset_in_progress(error) | i915_terminally_wedged(error); |
2ac0f450 MK |
3300 | } |
3301 | ||
3302 | static inline u32 i915_reset_count(struct i915_gpu_error *error) | |
3303 | { | |
8af29b0c | 3304 | return READ_ONCE(error->reset_count); |
1f83fee0 | 3305 | } |
a71d8d94 | 3306 | |
821ed7df CW |
3307 | void i915_gem_reset(struct drm_i915_private *dev_priv); |
3308 | void i915_gem_set_wedged(struct drm_i915_private *dev_priv); | |
000433b6 | 3309 | bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force); |
1070a42b | 3310 | int __must_check i915_gem_init(struct drm_device *dev); |
f691e2f4 DV |
3311 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
3312 | void i915_gem_init_swizzling(struct drm_device *dev); | |
117897f4 | 3313 | void i915_gem_cleanup_engines(struct drm_device *dev); |
dcff85c8 | 3314 | int __must_check i915_gem_wait_for_idle(struct drm_i915_private *dev_priv, |
ea746f36 | 3315 | unsigned int flags); |
45c5f202 | 3316 | int __must_check i915_gem_suspend(struct drm_device *dev); |
5ab57c70 | 3317 | void i915_gem_resume(struct drm_device *dev); |
de151cf6 | 3318 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e | 3319 | int __must_check |
2e2f351d CW |
3320 | i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj, |
3321 | bool readonly); | |
3322 | int __must_check | |
2021746e CW |
3323 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, |
3324 | bool write); | |
3325 | int __must_check | |
dabdfe02 | 3326 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
058d88c4 | 3327 | struct i915_vma * __must_check |
2da3b9b9 CW |
3328 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
3329 | u32 alignment, | |
e6617330 | 3330 | const struct i915_ggtt_view *view); |
058d88c4 | 3331 | void i915_gem_object_unpin_from_display_plane(struct i915_vma *vma); |
00731155 | 3332 | int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj, |
6eeefaf3 | 3333 | int align); |
b29c19b6 | 3334 | int i915_gem_open(struct drm_device *dev, struct drm_file *file); |
05394f39 | 3335 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 3336 | |
a9f1481f CW |
3337 | u64 i915_gem_get_ggtt_size(struct drm_i915_private *dev_priv, u64 size, |
3338 | int tiling_mode); | |
3339 | u64 i915_gem_get_ggtt_alignment(struct drm_i915_private *dev_priv, u64 size, | |
ad1a7d20 | 3340 | int tiling_mode, bool fenced); |
467cffba | 3341 | |
e4ffd173 CW |
3342 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
3343 | enum i915_cache_level cache_level); | |
3344 | ||
1286ff73 DV |
3345 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
3346 | struct dma_buf *dma_buf); | |
3347 | ||
3348 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
3349 | struct drm_gem_object *gem_obj, int flags); | |
3350 | ||
fe14d5f4 | 3351 | struct i915_vma * |
ec7adb6e | 3352 | i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, |
058d88c4 CW |
3353 | struct i915_address_space *vm, |
3354 | const struct i915_ggtt_view *view); | |
fe14d5f4 | 3355 | |
accfef2e BW |
3356 | struct i915_vma * |
3357 | i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj, | |
058d88c4 CW |
3358 | struct i915_address_space *vm, |
3359 | const struct i915_ggtt_view *view); | |
5c2abbea | 3360 | |
841cd773 DV |
3361 | static inline struct i915_hw_ppgtt * |
3362 | i915_vm_to_ppgtt(struct i915_address_space *vm) | |
3363 | { | |
841cd773 DV |
3364 | return container_of(vm, struct i915_hw_ppgtt, base); |
3365 | } | |
3366 | ||
058d88c4 CW |
3367 | static inline struct i915_vma * |
3368 | i915_gem_object_to_ggtt(struct drm_i915_gem_object *obj, | |
3369 | const struct i915_ggtt_view *view) | |
a70a3148 | 3370 | { |
058d88c4 | 3371 | return i915_gem_obj_to_vma(obj, &to_i915(obj->base.dev)->ggtt.base, view); |
a70a3148 BW |
3372 | } |
3373 | ||
058d88c4 CW |
3374 | static inline unsigned long |
3375 | i915_gem_object_ggtt_offset(struct drm_i915_gem_object *o, | |
3376 | const struct i915_ggtt_view *view) | |
e6617330 | 3377 | { |
bde13ebd | 3378 | return i915_ggtt_offset(i915_gem_object_to_ggtt(o, view)); |
e6617330 | 3379 | } |
b287110e | 3380 | |
41a36b73 | 3381 | /* i915_gem_fence.c */ |
49ef5294 CW |
3382 | int __must_check i915_vma_get_fence(struct i915_vma *vma); |
3383 | int __must_check i915_vma_put_fence(struct i915_vma *vma); | |
3384 | ||
3385 | /** | |
3386 | * i915_vma_pin_fence - pin fencing state | |
3387 | * @vma: vma to pin fencing for | |
3388 | * | |
3389 | * This pins the fencing state (whether tiled or untiled) to make sure the | |
3390 | * vma (and its object) is ready to be used as a scanout target. Fencing | |
3391 | * status must be synchronize first by calling i915_vma_get_fence(): | |
3392 | * | |
3393 | * The resulting fence pin reference must be released again with | |
3394 | * i915_vma_unpin_fence(). | |
3395 | * | |
3396 | * Returns: | |
3397 | * | |
3398 | * True if the vma has a fence, false otherwise. | |
3399 | */ | |
3400 | static inline bool | |
3401 | i915_vma_pin_fence(struct i915_vma *vma) | |
3402 | { | |
3403 | if (vma->fence) { | |
3404 | vma->fence->pin_count++; | |
3405 | return true; | |
3406 | } else | |
3407 | return false; | |
3408 | } | |
41a36b73 | 3409 | |
49ef5294 CW |
3410 | /** |
3411 | * i915_vma_unpin_fence - unpin fencing state | |
3412 | * @vma: vma to unpin fencing for | |
3413 | * | |
3414 | * This releases the fence pin reference acquired through | |
3415 | * i915_vma_pin_fence. It will handle both objects with and without an | |
3416 | * attached fence correctly, callers do not need to distinguish this. | |
3417 | */ | |
3418 | static inline void | |
3419 | i915_vma_unpin_fence(struct i915_vma *vma) | |
3420 | { | |
3421 | if (vma->fence) { | |
3422 | GEM_BUG_ON(vma->fence->pin_count <= 0); | |
3423 | vma->fence->pin_count--; | |
3424 | } | |
3425 | } | |
41a36b73 DV |
3426 | |
3427 | void i915_gem_restore_fences(struct drm_device *dev); | |
3428 | ||
7f96ecaf DV |
3429 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
3430 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
3431 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
3432 | ||
254f965c | 3433 | /* i915_gem_context.c */ |
8245be31 | 3434 | int __must_check i915_gem_context_init(struct drm_device *dev); |
b2e862d0 | 3435 | void i915_gem_context_lost(struct drm_i915_private *dev_priv); |
254f965c | 3436 | void i915_gem_context_fini(struct drm_device *dev); |
e422b888 | 3437 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file); |
254f965c | 3438 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
ba01cc93 | 3439 | int i915_switch_context(struct drm_i915_gem_request *req); |
945657b4 | 3440 | int i915_gem_switch_to_kernel_context(struct drm_i915_private *dev_priv); |
dce3271b | 3441 | void i915_gem_context_free(struct kref *ctx_ref); |
8c857917 OM |
3442 | struct drm_i915_gem_object * |
3443 | i915_gem_alloc_context_obj(struct drm_device *dev, size_t size); | |
c8c35799 ZW |
3444 | struct i915_gem_context * |
3445 | i915_gem_context_create_gvt(struct drm_device *dev); | |
ca585b5d CW |
3446 | |
3447 | static inline struct i915_gem_context * | |
3448 | i915_gem_context_lookup(struct drm_i915_file_private *file_priv, u32 id) | |
3449 | { | |
3450 | struct i915_gem_context *ctx; | |
3451 | ||
091387c1 | 3452 | lockdep_assert_held(&file_priv->dev_priv->drm.struct_mutex); |
ca585b5d CW |
3453 | |
3454 | ctx = idr_find(&file_priv->context_idr, id); | |
3455 | if (!ctx) | |
3456 | return ERR_PTR(-ENOENT); | |
3457 | ||
3458 | return ctx; | |
3459 | } | |
3460 | ||
9a6feaf0 CW |
3461 | static inline struct i915_gem_context * |
3462 | i915_gem_context_get(struct i915_gem_context *ctx) | |
dce3271b | 3463 | { |
691e6415 | 3464 | kref_get(&ctx->ref); |
9a6feaf0 | 3465 | return ctx; |
dce3271b MK |
3466 | } |
3467 | ||
9a6feaf0 | 3468 | static inline void i915_gem_context_put(struct i915_gem_context *ctx) |
dce3271b | 3469 | { |
091387c1 | 3470 | lockdep_assert_held(&ctx->i915->drm.struct_mutex); |
691e6415 | 3471 | kref_put(&ctx->ref, i915_gem_context_free); |
dce3271b MK |
3472 | } |
3473 | ||
e2efd130 | 3474 | static inline bool i915_gem_context_is_default(const struct i915_gem_context *c) |
3fac8978 | 3475 | { |
821d66dd | 3476 | return c->user_handle == DEFAULT_CONTEXT_HANDLE; |
3fac8978 MK |
3477 | } |
3478 | ||
84624813 BW |
3479 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
3480 | struct drm_file *file); | |
3481 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
3482 | struct drm_file *file); | |
c9dc0f35 CW |
3483 | int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data, |
3484 | struct drm_file *file_priv); | |
3485 | int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data, | |
3486 | struct drm_file *file_priv); | |
d538704b CW |
3487 | int i915_gem_context_reset_stats_ioctl(struct drm_device *dev, void *data, |
3488 | struct drm_file *file); | |
1286ff73 | 3489 | |
679845ed | 3490 | /* i915_gem_evict.c */ |
e522ac23 | 3491 | int __must_check i915_gem_evict_something(struct i915_address_space *vm, |
2ffffd0f | 3492 | u64 min_size, u64 alignment, |
679845ed | 3493 | unsigned cache_level, |
2ffffd0f | 3494 | u64 start, u64 end, |
1ec9e26d | 3495 | unsigned flags); |
506a8e87 | 3496 | int __must_check i915_gem_evict_for_vma(struct i915_vma *target); |
679845ed | 3497 | int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); |
1d2a314c | 3498 | |
0260c420 | 3499 | /* belongs in i915_gem_gtt.h */ |
c033666a | 3500 | static inline void i915_gem_chipset_flush(struct drm_i915_private *dev_priv) |
e76e9aeb | 3501 | { |
600f4368 | 3502 | wmb(); |
c033666a | 3503 | if (INTEL_GEN(dev_priv) < 6) |
e76e9aeb BW |
3504 | intel_gtt_chipset_flush(); |
3505 | } | |
246cbfb5 | 3506 | |
9797fbfb | 3507 | /* i915_gem_stolen.c */ |
d713fd49 PZ |
3508 | int i915_gem_stolen_insert_node(struct drm_i915_private *dev_priv, |
3509 | struct drm_mm_node *node, u64 size, | |
3510 | unsigned alignment); | |
a9da512b PZ |
3511 | int i915_gem_stolen_insert_node_in_range(struct drm_i915_private *dev_priv, |
3512 | struct drm_mm_node *node, u64 size, | |
3513 | unsigned alignment, u64 start, | |
3514 | u64 end); | |
d713fd49 PZ |
3515 | void i915_gem_stolen_remove_node(struct drm_i915_private *dev_priv, |
3516 | struct drm_mm_node *node); | |
9797fbfb CW |
3517 | int i915_gem_init_stolen(struct drm_device *dev); |
3518 | void i915_gem_cleanup_stolen(struct drm_device *dev); | |
0104fdbb CW |
3519 | struct drm_i915_gem_object * |
3520 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
3521 | struct drm_i915_gem_object * |
3522 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
3523 | u32 stolen_offset, | |
3524 | u32 gtt_offset, | |
3525 | u32 size); | |
9797fbfb | 3526 | |
be6a0376 DV |
3527 | /* i915_gem_shrinker.c */ |
3528 | unsigned long i915_gem_shrink(struct drm_i915_private *dev_priv, | |
14387540 | 3529 | unsigned long target, |
be6a0376 DV |
3530 | unsigned flags); |
3531 | #define I915_SHRINK_PURGEABLE 0x1 | |
3532 | #define I915_SHRINK_UNBOUND 0x2 | |
3533 | #define I915_SHRINK_BOUND 0x4 | |
5763ff04 | 3534 | #define I915_SHRINK_ACTIVE 0x8 |
eae2c43b | 3535 | #define I915_SHRINK_VMAPS 0x10 |
be6a0376 DV |
3536 | unsigned long i915_gem_shrink_all(struct drm_i915_private *dev_priv); |
3537 | void i915_gem_shrinker_init(struct drm_i915_private *dev_priv); | |
a8a40589 | 3538 | void i915_gem_shrinker_cleanup(struct drm_i915_private *dev_priv); |
be6a0376 DV |
3539 | |
3540 | ||
673a394b | 3541 | /* i915_gem_tiling.c */ |
2c1792a1 | 3542 | static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
e9b73c67 | 3543 | { |
091387c1 | 3544 | struct drm_i915_private *dev_priv = to_i915(obj->base.dev); |
e9b73c67 CW |
3545 | |
3546 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
3e510a8e | 3547 | i915_gem_object_is_tiled(obj); |
e9b73c67 CW |
3548 | } |
3549 | ||
2017263e | 3550 | /* i915_debugfs.c */ |
f8c168fa | 3551 | #ifdef CONFIG_DEBUG_FS |
1dac891c CW |
3552 | int i915_debugfs_register(struct drm_i915_private *dev_priv); |
3553 | void i915_debugfs_unregister(struct drm_i915_private *dev_priv); | |
249e87de | 3554 | int i915_debugfs_connector_add(struct drm_connector *connector); |
36cdd013 | 3555 | void intel_display_crc_init(struct drm_i915_private *dev_priv); |
07144428 | 3556 | #else |
8d35acba CW |
3557 | static inline int i915_debugfs_register(struct drm_i915_private *dev_priv) {return 0;} |
3558 | static inline void i915_debugfs_unregister(struct drm_i915_private *dev_priv) {} | |
101057fa DV |
3559 | static inline int i915_debugfs_connector_add(struct drm_connector *connector) |
3560 | { return 0; } | |
ce5e2ac1 | 3561 | static inline void intel_display_crc_init(struct drm_i915_private *dev_priv) {} |
07144428 | 3562 | #endif |
84734a04 MK |
3563 | |
3564 | /* i915_gpu_error.c */ | |
98a2f411 CW |
3565 | #if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR) |
3566 | ||
edc3d884 MK |
3567 | __printf(2, 3) |
3568 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
fc16b48b MK |
3569 | int i915_error_state_to_str(struct drm_i915_error_state_buf *estr, |
3570 | const struct i915_error_state_file_priv *error); | |
4dc955f7 | 3571 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb, |
0a4cd7c8 | 3572 | struct drm_i915_private *i915, |
4dc955f7 MK |
3573 | size_t count, loff_t pos); |
3574 | static inline void i915_error_state_buf_release( | |
3575 | struct drm_i915_error_state_buf *eb) | |
3576 | { | |
3577 | kfree(eb->buf); | |
3578 | } | |
c033666a CW |
3579 | void i915_capture_error_state(struct drm_i915_private *dev_priv, |
3580 | u32 engine_mask, | |
58174462 | 3581 | const char *error_msg); |
84734a04 MK |
3582 | void i915_error_state_get(struct drm_device *dev, |
3583 | struct i915_error_state_file_priv *error_priv); | |
3584 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv); | |
3585 | void i915_destroy_error_state(struct drm_device *dev); | |
3586 | ||
98a2f411 CW |
3587 | #else |
3588 | ||
3589 | static inline void i915_capture_error_state(struct drm_i915_private *dev_priv, | |
3590 | u32 engine_mask, | |
3591 | const char *error_msg) | |
3592 | { | |
3593 | } | |
3594 | ||
3595 | static inline void i915_destroy_error_state(struct drm_device *dev) | |
3596 | { | |
3597 | } | |
3598 | ||
3599 | #endif | |
3600 | ||
0a4cd7c8 | 3601 | const char *i915_cache_level_str(struct drm_i915_private *i915, int type); |
2017263e | 3602 | |
351e3db2 | 3603 | /* i915_cmd_parser.c */ |
1ca3712c | 3604 | int i915_cmd_parser_get_version(struct drm_i915_private *dev_priv); |
7756e454 | 3605 | void intel_engine_init_cmd_parser(struct intel_engine_cs *engine); |
33a051a5 CW |
3606 | void intel_engine_cleanup_cmd_parser(struct intel_engine_cs *engine); |
3607 | bool intel_engine_needs_cmd_parser(struct intel_engine_cs *engine); | |
3608 | int intel_engine_cmd_parser(struct intel_engine_cs *engine, | |
3609 | struct drm_i915_gem_object *batch_obj, | |
3610 | struct drm_i915_gem_object *shadow_batch_obj, | |
3611 | u32 batch_start_offset, | |
3612 | u32 batch_len, | |
3613 | bool is_master); | |
351e3db2 | 3614 | |
317c35d1 JB |
3615 | /* i915_suspend.c */ |
3616 | extern int i915_save_state(struct drm_device *dev); | |
3617 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 3618 | |
0136db58 | 3619 | /* i915_sysfs.c */ |
694c2828 DW |
3620 | void i915_setup_sysfs(struct drm_i915_private *dev_priv); |
3621 | void i915_teardown_sysfs(struct drm_i915_private *dev_priv); | |
0136db58 | 3622 | |
f899fc64 CW |
3623 | /* intel_i2c.c */ |
3624 | extern int intel_setup_gmbus(struct drm_device *dev); | |
3625 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
88ac7939 JN |
3626 | extern bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv, |
3627 | unsigned int pin); | |
3bd7d909 | 3628 | |
0184df46 JN |
3629 | extern struct i2c_adapter * |
3630 | intel_gmbus_get_adapter(struct drm_i915_private *dev_priv, unsigned int pin); | |
e957d772 CW |
3631 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
3632 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 3633 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
3634 | { |
3635 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
3636 | } | |
f899fc64 CW |
3637 | extern void intel_i2c_reset(struct drm_device *dev); |
3638 | ||
8b8e1a89 | 3639 | /* intel_bios.c */ |
98f3a1dc | 3640 | int intel_bios_init(struct drm_i915_private *dev_priv); |
f0067a31 | 3641 | bool intel_bios_is_valid_vbt(const void *buf, size_t size); |
3bdd14d5 | 3642 | bool intel_bios_is_tv_present(struct drm_i915_private *dev_priv); |
5a69d13d | 3643 | bool intel_bios_is_lvds_present(struct drm_i915_private *dev_priv, u8 *i2c_pin); |
22f35042 | 3644 | bool intel_bios_is_port_present(struct drm_i915_private *dev_priv, enum port port); |
951d9efe | 3645 | bool intel_bios_is_port_edp(struct drm_i915_private *dev_priv, enum port port); |
d6199256 | 3646 | bool intel_bios_is_port_dp_dual_mode(struct drm_i915_private *dev_priv, enum port port); |
7137aec1 | 3647 | bool intel_bios_is_dsi_present(struct drm_i915_private *dev_priv, enum port *port); |
d252bf68 SS |
3648 | bool intel_bios_is_port_hpd_inverted(struct drm_i915_private *dev_priv, |
3649 | enum port port); | |
6389dd83 SS |
3650 | bool intel_bios_is_lspcon_present(struct drm_i915_private *dev_priv, |
3651 | enum port port); | |
3652 | ||
8b8e1a89 | 3653 | |
3b617967 | 3654 | /* intel_opregion.c */ |
44834a67 | 3655 | #ifdef CONFIG_ACPI |
6f9f4b7a | 3656 | extern int intel_opregion_setup(struct drm_i915_private *dev_priv); |
03d92e47 CW |
3657 | extern void intel_opregion_register(struct drm_i915_private *dev_priv); |
3658 | extern void intel_opregion_unregister(struct drm_i915_private *dev_priv); | |
91d14251 | 3659 | extern void intel_opregion_asle_intr(struct drm_i915_private *dev_priv); |
9c4b0a68 JN |
3660 | extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, |
3661 | bool enable); | |
6f9f4b7a | 3662 | extern int intel_opregion_notify_adapter(struct drm_i915_private *dev_priv, |
ecbc5cf3 | 3663 | pci_power_t state); |
6f9f4b7a | 3664 | extern int intel_opregion_get_panel_type(struct drm_i915_private *dev_priv); |
65e082c9 | 3665 | #else |
6f9f4b7a | 3666 | static inline int intel_opregion_setup(struct drm_i915_private *dev) { return 0; } |
bdaa2dfb RD |
3667 | static inline void intel_opregion_register(struct drm_i915_private *dev_priv) { } |
3668 | static inline void intel_opregion_unregister(struct drm_i915_private *dev_priv) { } | |
91d14251 TU |
3669 | static inline void intel_opregion_asle_intr(struct drm_i915_private *dev_priv) |
3670 | { | |
3671 | } | |
9c4b0a68 JN |
3672 | static inline int |
3673 | intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable) | |
3674 | { | |
3675 | return 0; | |
3676 | } | |
ecbc5cf3 | 3677 | static inline int |
6f9f4b7a | 3678 | intel_opregion_notify_adapter(struct drm_i915_private *dev, pci_power_t state) |
ecbc5cf3 JN |
3679 | { |
3680 | return 0; | |
3681 | } | |
6f9f4b7a | 3682 | static inline int intel_opregion_get_panel_type(struct drm_i915_private *dev) |
a0562819 VS |
3683 | { |
3684 | return -ENODEV; | |
3685 | } | |
65e082c9 | 3686 | #endif |
8ee1c3db | 3687 | |
723bfd70 JB |
3688 | /* intel_acpi.c */ |
3689 | #ifdef CONFIG_ACPI | |
3690 | extern void intel_register_dsm_handler(void); | |
3691 | extern void intel_unregister_dsm_handler(void); | |
3692 | #else | |
3693 | static inline void intel_register_dsm_handler(void) { return; } | |
3694 | static inline void intel_unregister_dsm_handler(void) { return; } | |
3695 | #endif /* CONFIG_ACPI */ | |
3696 | ||
94b4f3ba CW |
3697 | /* intel_device_info.c */ |
3698 | static inline struct intel_device_info * | |
3699 | mkwrite_device_info(struct drm_i915_private *dev_priv) | |
3700 | { | |
3701 | return (struct intel_device_info *)&dev_priv->info; | |
3702 | } | |
3703 | ||
3704 | void intel_device_info_runtime_init(struct drm_i915_private *dev_priv); | |
3705 | void intel_device_info_dump(struct drm_i915_private *dev_priv); | |
3706 | ||
79e53945 | 3707 | /* modesetting */ |
f817586c | 3708 | extern void intel_modeset_init_hw(struct drm_device *dev); |
79e53945 | 3709 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 3710 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 3711 | extern void intel_modeset_cleanup(struct drm_device *dev); |
1ebaa0b9 | 3712 | extern int intel_connector_register(struct drm_connector *); |
c191eca1 | 3713 | extern void intel_connector_unregister(struct drm_connector *); |
28d52043 | 3714 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
043e9bda | 3715 | extern void intel_display_resume(struct drm_device *dev); |
44cec740 | 3716 | extern void i915_redisable_vga(struct drm_device *dev); |
04098753 | 3717 | extern void i915_redisable_vga_power_on(struct drm_device *dev); |
91d14251 | 3718 | extern bool ironlake_set_drps(struct drm_i915_private *dev_priv, u8 val); |
dde86e2d | 3719 | extern void intel_init_pch_refclk(struct drm_device *dev); |
dc97997a | 3720 | extern void intel_set_rps(struct drm_i915_private *dev_priv, u8 val); |
5209b1f4 ID |
3721 | extern void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, |
3722 | bool enable); | |
3bad0781 | 3723 | |
c0c7babc BW |
3724 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
3725 | struct drm_file *file); | |
575155a9 | 3726 | |
6ef3d427 | 3727 | /* overlay */ |
c033666a CW |
3728 | extern struct intel_overlay_error_state * |
3729 | intel_overlay_capture_error_state(struct drm_i915_private *dev_priv); | |
edc3d884 MK |
3730 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
3731 | struct intel_overlay_error_state *error); | |
c4a1d9e4 | 3732 | |
c033666a CW |
3733 | extern struct intel_display_error_state * |
3734 | intel_display_capture_error_state(struct drm_i915_private *dev_priv); | |
edc3d884 | 3735 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
3736 | struct drm_device *dev, |
3737 | struct intel_display_error_state *error); | |
6ef3d427 | 3738 | |
151a49d0 TR |
3739 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val); |
3740 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val); | |
59de0813 JN |
3741 | |
3742 | /* intel_sideband.c */ | |
707b6e3d D |
3743 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr); |
3744 | void vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val); | |
64936258 | 3745 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); |
dfb19ed2 D |
3746 | u32 vlv_iosf_sb_read(struct drm_i915_private *dev_priv, u8 port, u32 reg); |
3747 | void vlv_iosf_sb_write(struct drm_i915_private *dev_priv, u8 port, u32 reg, u32 val); | |
e9f882a3 JN |
3748 | u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); |
3749 | void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
3750 | u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg); | |
3751 | void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
f3419158 JB |
3752 | u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg); |
3753 | void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
5e69f97f CML |
3754 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg); |
3755 | void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val); | |
59de0813 JN |
3756 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
3757 | enum intel_sbi_destination destination); | |
3758 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
3759 | enum intel_sbi_destination destination); | |
e9fe51c6 SK |
3760 | u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg); |
3761 | void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
0a073b84 | 3762 | |
b7fa22d8 | 3763 | /* intel_dpio_phy.c */ |
ed37892e ACO |
3764 | void bxt_port_to_phy_channel(enum port port, |
3765 | enum dpio_phy *phy, enum dpio_channel *ch); | |
b6e08203 ACO |
3766 | void bxt_ddi_phy_set_signal_level(struct drm_i915_private *dev_priv, |
3767 | enum port port, u32 margin, u32 scale, | |
3768 | u32 enable, u32 deemphasis); | |
47a6bc61 ACO |
3769 | void bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy); |
3770 | void bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy); | |
3771 | bool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv, | |
3772 | enum dpio_phy phy); | |
3773 | bool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv, | |
3774 | enum dpio_phy phy); | |
3775 | uint8_t bxt_ddi_phy_calc_lane_lat_optim_mask(struct intel_encoder *encoder, | |
3776 | uint8_t lane_count); | |
3777 | void bxt_ddi_phy_set_lane_optim_mask(struct intel_encoder *encoder, | |
3778 | uint8_t lane_lat_optim_mask); | |
3779 | uint8_t bxt_ddi_phy_get_lane_lat_optim_mask(struct intel_encoder *encoder); | |
3780 | ||
b7fa22d8 ACO |
3781 | void chv_set_phy_signal_level(struct intel_encoder *encoder, |
3782 | u32 deemph_reg_value, u32 margin_reg_value, | |
3783 | bool uniq_trans_scale); | |
844b2f9a ACO |
3784 | void chv_data_lane_soft_reset(struct intel_encoder *encoder, |
3785 | bool reset); | |
419b1b7a | 3786 | void chv_phy_pre_pll_enable(struct intel_encoder *encoder); |
e7d2a717 ACO |
3787 | void chv_phy_pre_encoder_enable(struct intel_encoder *encoder); |
3788 | void chv_phy_release_cl2_override(struct intel_encoder *encoder); | |
204970b5 | 3789 | void chv_phy_post_pll_disable(struct intel_encoder *encoder); |
b7fa22d8 | 3790 | |
53d98725 ACO |
3791 | void vlv_set_phy_signal_level(struct intel_encoder *encoder, |
3792 | u32 demph_reg_value, u32 preemph_reg_value, | |
3793 | u32 uniqtranscale_reg_value, u32 tx3_demph); | |
6da2e616 | 3794 | void vlv_phy_pre_pll_enable(struct intel_encoder *encoder); |
5f68c275 | 3795 | void vlv_phy_pre_encoder_enable(struct intel_encoder *encoder); |
0f572ebe | 3796 | void vlv_phy_reset_lanes(struct intel_encoder *encoder); |
53d98725 | 3797 | |
616bc820 VS |
3798 | int intel_gpu_freq(struct drm_i915_private *dev_priv, int val); |
3799 | int intel_freq_opcode(struct drm_i915_private *dev_priv, int val); | |
c8d9a590 | 3800 | |
0b274481 BW |
3801 | #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true) |
3802 | #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true) | |
3803 | ||
3804 | #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true) | |
3805 | #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true) | |
3806 | #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false) | |
3807 | #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false) | |
3808 | ||
3809 | #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true) | |
3810 | #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true) | |
3811 | #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false) | |
3812 | #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false) | |
3813 | ||
698b3135 CW |
3814 | /* Be very careful with read/write 64-bit values. On 32-bit machines, they |
3815 | * will be implemented using 2 32-bit writes in an arbitrary order with | |
3816 | * an arbitrary delay between them. This can cause the hardware to | |
3817 | * act upon the intermediate value, possibly leading to corruption and | |
b18c1bb4 CW |
3818 | * machine death. For this reason we do not support I915_WRITE64, or |
3819 | * dev_priv->uncore.funcs.mmio_writeq. | |
3820 | * | |
3821 | * When reading a 64-bit value as two 32-bit values, the delay may cause | |
3822 | * the two reads to mismatch, e.g. a timestamp overflowing. Also note that | |
3823 | * occasionally a 64-bit register does not actualy support a full readq | |
3824 | * and must be read using two 32-bit reads. | |
3825 | * | |
3826 | * You have been warned. | |
698b3135 | 3827 | */ |
0b274481 | 3828 | #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true) |
cae5852d | 3829 | |
50877445 | 3830 | #define I915_READ64_2x32(lower_reg, upper_reg) ({ \ |
acd29f7b CW |
3831 | u32 upper, lower, old_upper, loop = 0; \ |
3832 | upper = I915_READ(upper_reg); \ | |
ee0a227b | 3833 | do { \ |
acd29f7b | 3834 | old_upper = upper; \ |
ee0a227b | 3835 | lower = I915_READ(lower_reg); \ |
acd29f7b CW |
3836 | upper = I915_READ(upper_reg); \ |
3837 | } while (upper != old_upper && loop++ < 2); \ | |
ee0a227b | 3838 | (u64)upper << 32 | lower; }) |
50877445 | 3839 | |
cae5852d ZN |
3840 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) |
3841 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
3842 | ||
75aa3f63 VS |
3843 | #define __raw_read(x, s) \ |
3844 | static inline uint##x##_t __raw_i915_read##x(struct drm_i915_private *dev_priv, \ | |
f0f59a00 | 3845 | i915_reg_t reg) \ |
75aa3f63 | 3846 | { \ |
f0f59a00 | 3847 | return read##s(dev_priv->regs + i915_mmio_reg_offset(reg)); \ |
75aa3f63 VS |
3848 | } |
3849 | ||
3850 | #define __raw_write(x, s) \ | |
3851 | static inline void __raw_i915_write##x(struct drm_i915_private *dev_priv, \ | |
f0f59a00 | 3852 | i915_reg_t reg, uint##x##_t val) \ |
75aa3f63 | 3853 | { \ |
f0f59a00 | 3854 | write##s(val, dev_priv->regs + i915_mmio_reg_offset(reg)); \ |
75aa3f63 VS |
3855 | } |
3856 | __raw_read(8, b) | |
3857 | __raw_read(16, w) | |
3858 | __raw_read(32, l) | |
3859 | __raw_read(64, q) | |
3860 | ||
3861 | __raw_write(8, b) | |
3862 | __raw_write(16, w) | |
3863 | __raw_write(32, l) | |
3864 | __raw_write(64, q) | |
3865 | ||
3866 | #undef __raw_read | |
3867 | #undef __raw_write | |
3868 | ||
a6111f7b | 3869 | /* These are untraced mmio-accessors that are only valid to be used inside |
aafee2eb | 3870 | * critical sections, such as inside IRQ handlers, where forcewake is explicitly |
a6111f7b | 3871 | * controlled. |
aafee2eb | 3872 | * |
a6111f7b | 3873 | * Think twice, and think again, before using these. |
aafee2eb AH |
3874 | * |
3875 | * As an example, these accessors can possibly be used between: | |
3876 | * | |
3877 | * spin_lock_irq(&dev_priv->uncore.lock); | |
3878 | * intel_uncore_forcewake_get__locked(); | |
3879 | * | |
3880 | * and | |
3881 | * | |
3882 | * intel_uncore_forcewake_put__locked(); | |
3883 | * spin_unlock_irq(&dev_priv->uncore.lock); | |
3884 | * | |
3885 | * | |
3886 | * Note: some registers may not need forcewake held, so | |
3887 | * intel_uncore_forcewake_{get,put} can be omitted, see | |
3888 | * intel_uncore_forcewake_for_reg(). | |
3889 | * | |
3890 | * Certain architectures will die if the same cacheline is concurrently accessed | |
3891 | * by different clients (e.g. on Ivybridge). Access to registers should | |
3892 | * therefore generally be serialised, by either the dev_priv->uncore.lock or | |
3893 | * a more localised lock guarding all access to that bank of registers. | |
a6111f7b | 3894 | */ |
75aa3f63 VS |
3895 | #define I915_READ_FW(reg__) __raw_i915_read32(dev_priv, (reg__)) |
3896 | #define I915_WRITE_FW(reg__, val__) __raw_i915_write32(dev_priv, (reg__), (val__)) | |
76f8421f | 3897 | #define I915_WRITE64_FW(reg__, val__) __raw_i915_write64(dev_priv, (reg__), (val__)) |
a6111f7b CW |
3898 | #define POSTING_READ_FW(reg__) (void)I915_READ_FW(reg__) |
3899 | ||
55bc60db VS |
3900 | /* "Broadcast RGB" property */ |
3901 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
3902 | #define INTEL_BROADCAST_RGB_FULL 1 | |
3903 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 3904 | |
920a14b2 | 3905 | static inline i915_reg_t i915_vgacntrl_reg(struct drm_i915_private *dev_priv) |
766aa1c4 | 3906 | { |
920a14b2 | 3907 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
766aa1c4 | 3908 | return VLV_VGACNTRL; |
920a14b2 | 3909 | else if (INTEL_GEN(dev_priv) >= 5) |
92e23b99 | 3910 | return CPU_VGACNTRL; |
766aa1c4 VS |
3911 | else |
3912 | return VGACNTRL; | |
3913 | } | |
3914 | ||
df97729f ID |
3915 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
3916 | { | |
3917 | unsigned long j = msecs_to_jiffies(m); | |
3918 | ||
3919 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3920 | } | |
3921 | ||
7bd0e226 DV |
3922 | static inline unsigned long nsecs_to_jiffies_timeout(const u64 n) |
3923 | { | |
3924 | return min_t(u64, MAX_JIFFY_OFFSET, nsecs_to_jiffies64(n) + 1); | |
3925 | } | |
3926 | ||
df97729f ID |
3927 | static inline unsigned long |
3928 | timespec_to_jiffies_timeout(const struct timespec *value) | |
3929 | { | |
3930 | unsigned long j = timespec_to_jiffies(value); | |
3931 | ||
3932 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3933 | } | |
3934 | ||
dce56b3c PZ |
3935 | /* |
3936 | * If you need to wait X milliseconds between events A and B, but event B | |
3937 | * doesn't happen exactly after event A, you record the timestamp (jiffies) of | |
3938 | * when event A happened, then just before event B you call this function and | |
3939 | * pass the timestamp as the first argument, and X as the second argument. | |
3940 | */ | |
3941 | static inline void | |
3942 | wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms) | |
3943 | { | |
ec5e0cfb | 3944 | unsigned long target_jiffies, tmp_jiffies, remaining_jiffies; |
dce56b3c PZ |
3945 | |
3946 | /* | |
3947 | * Don't re-read the value of "jiffies" every time since it may change | |
3948 | * behind our back and break the math. | |
3949 | */ | |
3950 | tmp_jiffies = jiffies; | |
3951 | target_jiffies = timestamp_jiffies + | |
3952 | msecs_to_jiffies_timeout(to_wait_ms); | |
3953 | ||
3954 | if (time_after(target_jiffies, tmp_jiffies)) { | |
ec5e0cfb ID |
3955 | remaining_jiffies = target_jiffies - tmp_jiffies; |
3956 | while (remaining_jiffies) | |
3957 | remaining_jiffies = | |
3958 | schedule_timeout_uninterruptible(remaining_jiffies); | |
dce56b3c PZ |
3959 | } |
3960 | } | |
221fe799 CW |
3961 | |
3962 | static inline bool | |
3963 | __i915_request_irq_complete(struct drm_i915_gem_request *req) | |
688e6c72 | 3964 | { |
f69a02c9 CW |
3965 | struct intel_engine_cs *engine = req->engine; |
3966 | ||
7ec2c73b CW |
3967 | /* Before we do the heavier coherent read of the seqno, |
3968 | * check the value (hopefully) in the CPU cacheline. | |
3969 | */ | |
3970 | if (i915_gem_request_completed(req)) | |
3971 | return true; | |
3972 | ||
688e6c72 CW |
3973 | /* Ensure our read of the seqno is coherent so that we |
3974 | * do not "miss an interrupt" (i.e. if this is the last | |
3975 | * request and the seqno write from the GPU is not visible | |
3976 | * by the time the interrupt fires, we will see that the | |
3977 | * request is incomplete and go back to sleep awaiting | |
3978 | * another interrupt that will never come.) | |
3979 | * | |
3980 | * Strictly, we only need to do this once after an interrupt, | |
3981 | * but it is easier and safer to do it every time the waiter | |
3982 | * is woken. | |
3983 | */ | |
3d5564e9 | 3984 | if (engine->irq_seqno_barrier && |
dbd6ef29 | 3985 | rcu_access_pointer(engine->breadcrumbs.irq_seqno_bh) == current && |
aca34b6e | 3986 | cmpxchg_relaxed(&engine->breadcrumbs.irq_posted, 1, 0)) { |
99fe4a5f CW |
3987 | struct task_struct *tsk; |
3988 | ||
3d5564e9 CW |
3989 | /* The ordering of irq_posted versus applying the barrier |
3990 | * is crucial. The clearing of the current irq_posted must | |
3991 | * be visible before we perform the barrier operation, | |
3992 | * such that if a subsequent interrupt arrives, irq_posted | |
3993 | * is reasserted and our task rewoken (which causes us to | |
3994 | * do another __i915_request_irq_complete() immediately | |
3995 | * and reapply the barrier). Conversely, if the clear | |
3996 | * occurs after the barrier, then an interrupt that arrived | |
3997 | * whilst we waited on the barrier would not trigger a | |
3998 | * barrier on the next pass, and the read may not see the | |
3999 | * seqno update. | |
4000 | */ | |
f69a02c9 | 4001 | engine->irq_seqno_barrier(engine); |
99fe4a5f CW |
4002 | |
4003 | /* If we consume the irq, but we are no longer the bottom-half, | |
4004 | * the real bottom-half may not have serialised their own | |
4005 | * seqno check with the irq-barrier (i.e. may have inspected | |
4006 | * the seqno before we believe it coherent since they see | |
4007 | * irq_posted == false but we are still running). | |
4008 | */ | |
4009 | rcu_read_lock(); | |
dbd6ef29 | 4010 | tsk = rcu_dereference(engine->breadcrumbs.irq_seqno_bh); |
99fe4a5f CW |
4011 | if (tsk && tsk != current) |
4012 | /* Note that if the bottom-half is changed as we | |
4013 | * are sending the wake-up, the new bottom-half will | |
4014 | * be woken by whomever made the change. We only have | |
4015 | * to worry about when we steal the irq-posted for | |
4016 | * ourself. | |
4017 | */ | |
4018 | wake_up_process(tsk); | |
4019 | rcu_read_unlock(); | |
4020 | ||
7ec2c73b CW |
4021 | if (i915_gem_request_completed(req)) |
4022 | return true; | |
4023 | } | |
688e6c72 | 4024 | |
688e6c72 CW |
4025 | return false; |
4026 | } | |
4027 | ||
0b1de5d5 CW |
4028 | void i915_memcpy_init_early(struct drm_i915_private *dev_priv); |
4029 | bool i915_memcpy_from_wc(void *dst, const void *src, unsigned long len); | |
4030 | ||
c58305af CW |
4031 | /* i915_mm.c */ |
4032 | int remap_io_mapping(struct vm_area_struct *vma, | |
4033 | unsigned long addr, unsigned long pfn, unsigned long size, | |
4034 | struct io_mapping *iomap); | |
4035 | ||
4b30cb23 CW |
4036 | #define ptr_mask_bits(ptr) ({ \ |
4037 | unsigned long __v = (unsigned long)(ptr); \ | |
4038 | (typeof(ptr))(__v & PAGE_MASK); \ | |
4039 | }) | |
4040 | ||
d31d7cb1 CW |
4041 | #define ptr_unpack_bits(ptr, bits) ({ \ |
4042 | unsigned long __v = (unsigned long)(ptr); \ | |
4043 | (bits) = __v & ~PAGE_MASK; \ | |
4044 | (typeof(ptr))(__v & PAGE_MASK); \ | |
4045 | }) | |
4046 | ||
4047 | #define ptr_pack_bits(ptr, bits) \ | |
4048 | ((typeof(ptr))((unsigned long)(ptr) | (bits))) | |
4049 | ||
78ef2d9a CW |
4050 | #define fetch_and_zero(ptr) ({ \ |
4051 | typeof(*ptr) __T = *(ptr); \ | |
4052 | *(ptr) = (typeof(*ptr))0; \ | |
4053 | __T; \ | |
4054 | }) | |
4055 | ||
1da177e4 | 4056 | #endif |