]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
79e53945 | 38 | #include "i915_drv.h" |
e5510fac | 39 | #include "i915_trace.h" |
c196e1d6 | 40 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
41 | #include <drm/drm_dp_helper.h> |
42 | #include <drm/drm_crtc_helper.h> | |
465c120c MR |
43 | #include <drm/drm_plane_helper.h> |
44 | #include <drm/drm_rect.h> | |
c0f372b3 | 45 | #include <linux/dma_remapping.h> |
79e53945 | 46 | |
465c120c MR |
47 | /* Primary plane formats supported by all gen */ |
48 | #define COMMON_PRIMARY_FORMATS \ | |
49 | DRM_FORMAT_C8, \ | |
50 | DRM_FORMAT_RGB565, \ | |
51 | DRM_FORMAT_XRGB8888, \ | |
52 | DRM_FORMAT_ARGB8888 | |
53 | ||
54 | /* Primary plane formats for gen <= 3 */ | |
55 | static const uint32_t intel_primary_formats_gen2[] = { | |
56 | COMMON_PRIMARY_FORMATS, | |
57 | DRM_FORMAT_XRGB1555, | |
58 | DRM_FORMAT_ARGB1555, | |
59 | }; | |
60 | ||
61 | /* Primary plane formats for gen >= 4 */ | |
62 | static const uint32_t intel_primary_formats_gen4[] = { | |
63 | COMMON_PRIMARY_FORMATS, \ | |
64 | DRM_FORMAT_XBGR8888, | |
65 | DRM_FORMAT_ABGR8888, | |
66 | DRM_FORMAT_XRGB2101010, | |
67 | DRM_FORMAT_ARGB2101010, | |
68 | DRM_FORMAT_XBGR2101010, | |
69 | DRM_FORMAT_ABGR2101010, | |
70 | }; | |
71 | ||
3d7d6510 MR |
72 | /* Cursor formats */ |
73 | static const uint32_t intel_cursor_formats[] = { | |
74 | DRM_FORMAT_ARGB8888, | |
75 | }; | |
76 | ||
6b383a7f | 77 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on); |
79e53945 | 78 | |
f1f644dc | 79 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 80 | struct intel_crtc_state *pipe_config); |
18442d08 | 81 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 82 | struct intel_crtc_state *pipe_config); |
f1f644dc | 83 | |
e7457a9a DL |
84 | static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode, |
85 | int x, int y, struct drm_framebuffer *old_fb); | |
eb1bfe80 JB |
86 | static int intel_framebuffer_init(struct drm_device *dev, |
87 | struct intel_framebuffer *ifb, | |
88 | struct drm_mode_fb_cmd2 *mode_cmd, | |
89 | struct drm_i915_gem_object *obj); | |
5b18e57c DV |
90 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc); |
91 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc); | |
29407aab | 92 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, |
f769cd24 VK |
93 | struct intel_link_m_n *m_n, |
94 | struct intel_link_m_n *m2_n2); | |
29407aab | 95 | static void ironlake_set_pipeconf(struct drm_crtc *crtc); |
229fca97 DV |
96 | static void haswell_set_pipeconf(struct drm_crtc *crtc); |
97 | static void intel_set_pipe_csc(struct drm_crtc *crtc); | |
d288f65f | 98 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 99 | const struct intel_crtc_state *pipe_config); |
d288f65f | 100 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 101 | const struct intel_crtc_state *pipe_config); |
ea2c67bb MR |
102 | static void intel_begin_crtc_commit(struct drm_crtc *crtc); |
103 | static void intel_finish_crtc_commit(struct drm_crtc *crtc); | |
e7457a9a | 104 | |
0e32b39c DA |
105 | static struct intel_encoder *intel_find_encoder(struct intel_connector *connector, int pipe) |
106 | { | |
107 | if (!connector->mst_port) | |
108 | return connector->encoder; | |
109 | else | |
110 | return &connector->mst_port->mst_encoders[pipe]->base; | |
111 | } | |
112 | ||
79e53945 | 113 | typedef struct { |
0206e353 | 114 | int min, max; |
79e53945 JB |
115 | } intel_range_t; |
116 | ||
117 | typedef struct { | |
0206e353 AJ |
118 | int dot_limit; |
119 | int p2_slow, p2_fast; | |
79e53945 JB |
120 | } intel_p2_t; |
121 | ||
d4906093 ML |
122 | typedef struct intel_limit intel_limit_t; |
123 | struct intel_limit { | |
0206e353 AJ |
124 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
125 | intel_p2_t p2; | |
d4906093 | 126 | }; |
79e53945 | 127 | |
d2acd215 DV |
128 | int |
129 | intel_pch_rawclk(struct drm_device *dev) | |
130 | { | |
131 | struct drm_i915_private *dev_priv = dev->dev_private; | |
132 | ||
133 | WARN_ON(!HAS_PCH_SPLIT(dev)); | |
134 | ||
135 | return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK; | |
136 | } | |
137 | ||
021357ac CW |
138 | static inline u32 /* units of 100MHz */ |
139 | intel_fdi_link_freq(struct drm_device *dev) | |
140 | { | |
8b99e68c CW |
141 | if (IS_GEN5(dev)) { |
142 | struct drm_i915_private *dev_priv = dev->dev_private; | |
143 | return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2; | |
144 | } else | |
145 | return 27; | |
021357ac CW |
146 | } |
147 | ||
5d536e28 | 148 | static const intel_limit_t intel_limits_i8xx_dac = { |
0206e353 | 149 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 150 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 151 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
152 | .m = { .min = 96, .max = 140 }, |
153 | .m1 = { .min = 18, .max = 26 }, | |
154 | .m2 = { .min = 6, .max = 16 }, | |
155 | .p = { .min = 4, .max = 128 }, | |
156 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
157 | .p2 = { .dot_limit = 165000, |
158 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
159 | }; |
160 | ||
5d536e28 DV |
161 | static const intel_limit_t intel_limits_i8xx_dvo = { |
162 | .dot = { .min = 25000, .max = 350000 }, | |
9c333719 | 163 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 164 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
165 | .m = { .min = 96, .max = 140 }, |
166 | .m1 = { .min = 18, .max = 26 }, | |
167 | .m2 = { .min = 6, .max = 16 }, | |
168 | .p = { .min = 4, .max = 128 }, | |
169 | .p1 = { .min = 2, .max = 33 }, | |
170 | .p2 = { .dot_limit = 165000, | |
171 | .p2_slow = 4, .p2_fast = 4 }, | |
172 | }; | |
173 | ||
e4b36699 | 174 | static const intel_limit_t intel_limits_i8xx_lvds = { |
0206e353 | 175 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 176 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 177 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
178 | .m = { .min = 96, .max = 140 }, |
179 | .m1 = { .min = 18, .max = 26 }, | |
180 | .m2 = { .min = 6, .max = 16 }, | |
181 | .p = { .min = 4, .max = 128 }, | |
182 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
183 | .p2 = { .dot_limit = 165000, |
184 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 185 | }; |
273e27ca | 186 | |
e4b36699 | 187 | static const intel_limit_t intel_limits_i9xx_sdvo = { |
0206e353 AJ |
188 | .dot = { .min = 20000, .max = 400000 }, |
189 | .vco = { .min = 1400000, .max = 2800000 }, | |
190 | .n = { .min = 1, .max = 6 }, | |
191 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
192 | .m1 = { .min = 8, .max = 18 }, |
193 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
194 | .p = { .min = 5, .max = 80 }, |
195 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
196 | .p2 = { .dot_limit = 200000, |
197 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
198 | }; |
199 | ||
200 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
0206e353 AJ |
201 | .dot = { .min = 20000, .max = 400000 }, |
202 | .vco = { .min = 1400000, .max = 2800000 }, | |
203 | .n = { .min = 1, .max = 6 }, | |
204 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
205 | .m1 = { .min = 8, .max = 18 }, |
206 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
207 | .p = { .min = 7, .max = 98 }, |
208 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
209 | .p2 = { .dot_limit = 112000, |
210 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
211 | }; |
212 | ||
273e27ca | 213 | |
e4b36699 | 214 | static const intel_limit_t intel_limits_g4x_sdvo = { |
273e27ca EA |
215 | .dot = { .min = 25000, .max = 270000 }, |
216 | .vco = { .min = 1750000, .max = 3500000}, | |
217 | .n = { .min = 1, .max = 4 }, | |
218 | .m = { .min = 104, .max = 138 }, | |
219 | .m1 = { .min = 17, .max = 23 }, | |
220 | .m2 = { .min = 5, .max = 11 }, | |
221 | .p = { .min = 10, .max = 30 }, | |
222 | .p1 = { .min = 1, .max = 3}, | |
223 | .p2 = { .dot_limit = 270000, | |
224 | .p2_slow = 10, | |
225 | .p2_fast = 10 | |
044c7c41 | 226 | }, |
e4b36699 KP |
227 | }; |
228 | ||
229 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
273e27ca EA |
230 | .dot = { .min = 22000, .max = 400000 }, |
231 | .vco = { .min = 1750000, .max = 3500000}, | |
232 | .n = { .min = 1, .max = 4 }, | |
233 | .m = { .min = 104, .max = 138 }, | |
234 | .m1 = { .min = 16, .max = 23 }, | |
235 | .m2 = { .min = 5, .max = 11 }, | |
236 | .p = { .min = 5, .max = 80 }, | |
237 | .p1 = { .min = 1, .max = 8}, | |
238 | .p2 = { .dot_limit = 165000, | |
239 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
240 | }; |
241 | ||
242 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
273e27ca EA |
243 | .dot = { .min = 20000, .max = 115000 }, |
244 | .vco = { .min = 1750000, .max = 3500000 }, | |
245 | .n = { .min = 1, .max = 3 }, | |
246 | .m = { .min = 104, .max = 138 }, | |
247 | .m1 = { .min = 17, .max = 23 }, | |
248 | .m2 = { .min = 5, .max = 11 }, | |
249 | .p = { .min = 28, .max = 112 }, | |
250 | .p1 = { .min = 2, .max = 8 }, | |
251 | .p2 = { .dot_limit = 0, | |
252 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 253 | }, |
e4b36699 KP |
254 | }; |
255 | ||
256 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
273e27ca EA |
257 | .dot = { .min = 80000, .max = 224000 }, |
258 | .vco = { .min = 1750000, .max = 3500000 }, | |
259 | .n = { .min = 1, .max = 3 }, | |
260 | .m = { .min = 104, .max = 138 }, | |
261 | .m1 = { .min = 17, .max = 23 }, | |
262 | .m2 = { .min = 5, .max = 11 }, | |
263 | .p = { .min = 14, .max = 42 }, | |
264 | .p1 = { .min = 2, .max = 6 }, | |
265 | .p2 = { .dot_limit = 0, | |
266 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 267 | }, |
e4b36699 KP |
268 | }; |
269 | ||
f2b115e6 | 270 | static const intel_limit_t intel_limits_pineview_sdvo = { |
0206e353 AJ |
271 | .dot = { .min = 20000, .max = 400000}, |
272 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 273 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
274 | .n = { .min = 3, .max = 6 }, |
275 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 276 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
277 | .m1 = { .min = 0, .max = 0 }, |
278 | .m2 = { .min = 0, .max = 254 }, | |
279 | .p = { .min = 5, .max = 80 }, | |
280 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
281 | .p2 = { .dot_limit = 200000, |
282 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
283 | }; |
284 | ||
f2b115e6 | 285 | static const intel_limit_t intel_limits_pineview_lvds = { |
0206e353 AJ |
286 | .dot = { .min = 20000, .max = 400000 }, |
287 | .vco = { .min = 1700000, .max = 3500000 }, | |
288 | .n = { .min = 3, .max = 6 }, | |
289 | .m = { .min = 2, .max = 256 }, | |
290 | .m1 = { .min = 0, .max = 0 }, | |
291 | .m2 = { .min = 0, .max = 254 }, | |
292 | .p = { .min = 7, .max = 112 }, | |
293 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
294 | .p2 = { .dot_limit = 112000, |
295 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
296 | }; |
297 | ||
273e27ca EA |
298 | /* Ironlake / Sandybridge |
299 | * | |
300 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
301 | * the range value for them is (actual_value - 2). | |
302 | */ | |
b91ad0ec | 303 | static const intel_limit_t intel_limits_ironlake_dac = { |
273e27ca EA |
304 | .dot = { .min = 25000, .max = 350000 }, |
305 | .vco = { .min = 1760000, .max = 3510000 }, | |
306 | .n = { .min = 1, .max = 5 }, | |
307 | .m = { .min = 79, .max = 127 }, | |
308 | .m1 = { .min = 12, .max = 22 }, | |
309 | .m2 = { .min = 5, .max = 9 }, | |
310 | .p = { .min = 5, .max = 80 }, | |
311 | .p1 = { .min = 1, .max = 8 }, | |
312 | .p2 = { .dot_limit = 225000, | |
313 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
314 | }; |
315 | ||
b91ad0ec | 316 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
273e27ca EA |
317 | .dot = { .min = 25000, .max = 350000 }, |
318 | .vco = { .min = 1760000, .max = 3510000 }, | |
319 | .n = { .min = 1, .max = 3 }, | |
320 | .m = { .min = 79, .max = 118 }, | |
321 | .m1 = { .min = 12, .max = 22 }, | |
322 | .m2 = { .min = 5, .max = 9 }, | |
323 | .p = { .min = 28, .max = 112 }, | |
324 | .p1 = { .min = 2, .max = 8 }, | |
325 | .p2 = { .dot_limit = 225000, | |
326 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
327 | }; |
328 | ||
329 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
273e27ca EA |
330 | .dot = { .min = 25000, .max = 350000 }, |
331 | .vco = { .min = 1760000, .max = 3510000 }, | |
332 | .n = { .min = 1, .max = 3 }, | |
333 | .m = { .min = 79, .max = 127 }, | |
334 | .m1 = { .min = 12, .max = 22 }, | |
335 | .m2 = { .min = 5, .max = 9 }, | |
336 | .p = { .min = 14, .max = 56 }, | |
337 | .p1 = { .min = 2, .max = 8 }, | |
338 | .p2 = { .dot_limit = 225000, | |
339 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
340 | }; |
341 | ||
273e27ca | 342 | /* LVDS 100mhz refclk limits. */ |
b91ad0ec | 343 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
344 | .dot = { .min = 25000, .max = 350000 }, |
345 | .vco = { .min = 1760000, .max = 3510000 }, | |
346 | .n = { .min = 1, .max = 2 }, | |
347 | .m = { .min = 79, .max = 126 }, | |
348 | .m1 = { .min = 12, .max = 22 }, | |
349 | .m2 = { .min = 5, .max = 9 }, | |
350 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 351 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
352 | .p2 = { .dot_limit = 225000, |
353 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
354 | }; |
355 | ||
356 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
273e27ca EA |
357 | .dot = { .min = 25000, .max = 350000 }, |
358 | .vco = { .min = 1760000, .max = 3510000 }, | |
359 | .n = { .min = 1, .max = 3 }, | |
360 | .m = { .min = 79, .max = 126 }, | |
361 | .m1 = { .min = 12, .max = 22 }, | |
362 | .m2 = { .min = 5, .max = 9 }, | |
363 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 364 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
365 | .p2 = { .dot_limit = 225000, |
366 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
367 | }; |
368 | ||
dc730512 | 369 | static const intel_limit_t intel_limits_vlv = { |
f01b7962 VS |
370 | /* |
371 | * These are the data rate limits (measured in fast clocks) | |
372 | * since those are the strictest limits we have. The fast | |
373 | * clock and actual rate limits are more relaxed, so checking | |
374 | * them would make no difference. | |
375 | */ | |
376 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 377 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 378 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
379 | .m1 = { .min = 2, .max = 3 }, |
380 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 381 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 382 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
383 | }; |
384 | ||
ef9348c8 CML |
385 | static const intel_limit_t intel_limits_chv = { |
386 | /* | |
387 | * These are the data rate limits (measured in fast clocks) | |
388 | * since those are the strictest limits we have. The fast | |
389 | * clock and actual rate limits are more relaxed, so checking | |
390 | * them would make no difference. | |
391 | */ | |
392 | .dot = { .min = 25000 * 5, .max = 540000 * 5}, | |
17fe1021 | 393 | .vco = { .min = 4800000, .max = 6480000 }, |
ef9348c8 CML |
394 | .n = { .min = 1, .max = 1 }, |
395 | .m1 = { .min = 2, .max = 2 }, | |
396 | .m2 = { .min = 24 << 22, .max = 175 << 22 }, | |
397 | .p1 = { .min = 2, .max = 4 }, | |
398 | .p2 = { .p2_slow = 1, .p2_fast = 14 }, | |
399 | }; | |
400 | ||
6b4bf1c4 VS |
401 | static void vlv_clock(int refclk, intel_clock_t *clock) |
402 | { | |
403 | clock->m = clock->m1 * clock->m2; | |
404 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e VS |
405 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
406 | return; | |
fb03ac01 VS |
407 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
408 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
6b4bf1c4 VS |
409 | } |
410 | ||
e0638cdf PZ |
411 | /** |
412 | * Returns whether any output on the specified pipe is of the specified type | |
413 | */ | |
4093561b | 414 | bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type) |
e0638cdf | 415 | { |
409ee761 | 416 | struct drm_device *dev = crtc->base.dev; |
e0638cdf PZ |
417 | struct intel_encoder *encoder; |
418 | ||
409ee761 | 419 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) |
e0638cdf PZ |
420 | if (encoder->type == type) |
421 | return true; | |
422 | ||
423 | return false; | |
424 | } | |
425 | ||
d0737e1d ACO |
426 | /** |
427 | * Returns whether any output on the specified pipe will have the specified | |
428 | * type after a staged modeset is complete, i.e., the same as | |
429 | * intel_pipe_has_type() but looking at encoder->new_crtc instead of | |
430 | * encoder->crtc. | |
431 | */ | |
432 | static bool intel_pipe_will_have_type(struct intel_crtc *crtc, int type) | |
433 | { | |
434 | struct drm_device *dev = crtc->base.dev; | |
435 | struct intel_encoder *encoder; | |
436 | ||
437 | for_each_intel_encoder(dev, encoder) | |
438 | if (encoder->new_crtc == crtc && encoder->type == type) | |
439 | return true; | |
440 | ||
441 | return false; | |
442 | } | |
443 | ||
409ee761 | 444 | static const intel_limit_t *intel_ironlake_limit(struct intel_crtc *crtc, |
1b894b59 | 445 | int refclk) |
2c07245f | 446 | { |
409ee761 | 447 | struct drm_device *dev = crtc->base.dev; |
2c07245f | 448 | const intel_limit_t *limit; |
b91ad0ec | 449 | |
d0737e1d | 450 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 451 | if (intel_is_dual_link_lvds(dev)) { |
1b894b59 | 452 | if (refclk == 100000) |
b91ad0ec ZW |
453 | limit = &intel_limits_ironlake_dual_lvds_100m; |
454 | else | |
455 | limit = &intel_limits_ironlake_dual_lvds; | |
456 | } else { | |
1b894b59 | 457 | if (refclk == 100000) |
b91ad0ec ZW |
458 | limit = &intel_limits_ironlake_single_lvds_100m; |
459 | else | |
460 | limit = &intel_limits_ironlake_single_lvds; | |
461 | } | |
c6bb3538 | 462 | } else |
b91ad0ec | 463 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
464 | |
465 | return limit; | |
466 | } | |
467 | ||
409ee761 | 468 | static const intel_limit_t *intel_g4x_limit(struct intel_crtc *crtc) |
044c7c41 | 469 | { |
409ee761 | 470 | struct drm_device *dev = crtc->base.dev; |
044c7c41 ML |
471 | const intel_limit_t *limit; |
472 | ||
d0737e1d | 473 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 474 | if (intel_is_dual_link_lvds(dev)) |
e4b36699 | 475 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 | 476 | else |
e4b36699 | 477 | limit = &intel_limits_g4x_single_channel_lvds; |
d0737e1d ACO |
478 | } else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_HDMI) || |
479 | intel_pipe_will_have_type(crtc, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 480 | limit = &intel_limits_g4x_hdmi; |
d0737e1d | 481 | } else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 482 | limit = &intel_limits_g4x_sdvo; |
044c7c41 | 483 | } else /* The option is for other outputs */ |
e4b36699 | 484 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
485 | |
486 | return limit; | |
487 | } | |
488 | ||
409ee761 | 489 | static const intel_limit_t *intel_limit(struct intel_crtc *crtc, int refclk) |
79e53945 | 490 | { |
409ee761 | 491 | struct drm_device *dev = crtc->base.dev; |
79e53945 JB |
492 | const intel_limit_t *limit; |
493 | ||
bad720ff | 494 | if (HAS_PCH_SPLIT(dev)) |
1b894b59 | 495 | limit = intel_ironlake_limit(crtc, refclk); |
2c07245f | 496 | else if (IS_G4X(dev)) { |
044c7c41 | 497 | limit = intel_g4x_limit(crtc); |
f2b115e6 | 498 | } else if (IS_PINEVIEW(dev)) { |
d0737e1d | 499 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 500 | limit = &intel_limits_pineview_lvds; |
2177832f | 501 | else |
f2b115e6 | 502 | limit = &intel_limits_pineview_sdvo; |
ef9348c8 CML |
503 | } else if (IS_CHERRYVIEW(dev)) { |
504 | limit = &intel_limits_chv; | |
a0c4da24 | 505 | } else if (IS_VALLEYVIEW(dev)) { |
dc730512 | 506 | limit = &intel_limits_vlv; |
a6c45cf0 | 507 | } else if (!IS_GEN2(dev)) { |
d0737e1d | 508 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) |
a6c45cf0 CW |
509 | limit = &intel_limits_i9xx_lvds; |
510 | else | |
511 | limit = &intel_limits_i9xx_sdvo; | |
79e53945 | 512 | } else { |
d0737e1d | 513 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) |
e4b36699 | 514 | limit = &intel_limits_i8xx_lvds; |
d0737e1d | 515 | else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_DVO)) |
e4b36699 | 516 | limit = &intel_limits_i8xx_dvo; |
5d536e28 DV |
517 | else |
518 | limit = &intel_limits_i8xx_dac; | |
79e53945 JB |
519 | } |
520 | return limit; | |
521 | } | |
522 | ||
f2b115e6 AJ |
523 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
524 | static void pineview_clock(int refclk, intel_clock_t *clock) | |
79e53945 | 525 | { |
2177832f SL |
526 | clock->m = clock->m2 + 2; |
527 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e VS |
528 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
529 | return; | |
fb03ac01 VS |
530 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
531 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
2177832f SL |
532 | } |
533 | ||
7429e9d4 DV |
534 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
535 | { | |
536 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
537 | } | |
538 | ||
ac58c3f0 | 539 | static void i9xx_clock(int refclk, intel_clock_t *clock) |
2177832f | 540 | { |
7429e9d4 | 541 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 542 | clock->p = clock->p1 * clock->p2; |
ed5ca77e VS |
543 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
544 | return; | |
fb03ac01 VS |
545 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
546 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
79e53945 JB |
547 | } |
548 | ||
ef9348c8 CML |
549 | static void chv_clock(int refclk, intel_clock_t *clock) |
550 | { | |
551 | clock->m = clock->m1 * clock->m2; | |
552 | clock->p = clock->p1 * clock->p2; | |
553 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
554 | return; | |
555 | clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m, | |
556 | clock->n << 22); | |
557 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
558 | } | |
559 | ||
7c04d1d9 | 560 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
561 | /** |
562 | * Returns whether the given set of divisors are valid for a given refclk with | |
563 | * the given connectors. | |
564 | */ | |
565 | ||
1b894b59 CW |
566 | static bool intel_PLL_is_valid(struct drm_device *dev, |
567 | const intel_limit_t *limit, | |
568 | const intel_clock_t *clock) | |
79e53945 | 569 | { |
f01b7962 VS |
570 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
571 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 572 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 573 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 574 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 575 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 576 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 577 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 VS |
578 | |
579 | if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev)) | |
580 | if (clock->m1 <= clock->m2) | |
581 | INTELPllInvalid("m1 <= m2\n"); | |
582 | ||
583 | if (!IS_VALLEYVIEW(dev)) { | |
584 | if (clock->p < limit->p.min || limit->p.max < clock->p) | |
585 | INTELPllInvalid("p out of range\n"); | |
586 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
587 | INTELPllInvalid("m out of range\n"); | |
588 | } | |
589 | ||
79e53945 | 590 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 591 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
592 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
593 | * connector, etc., rather than just a single range. | |
594 | */ | |
595 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 596 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
597 | |
598 | return true; | |
599 | } | |
600 | ||
d4906093 | 601 | static bool |
a919ff14 | 602 | i9xx_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc, |
cec2f356 SP |
603 | int target, int refclk, intel_clock_t *match_clock, |
604 | intel_clock_t *best_clock) | |
79e53945 | 605 | { |
a919ff14 | 606 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 607 | intel_clock_t clock; |
79e53945 JB |
608 | int err = target; |
609 | ||
d0737e1d | 610 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) { |
79e53945 | 611 | /* |
a210b028 DV |
612 | * For LVDS just rely on its current settings for dual-channel. |
613 | * We haven't figured out how to reliably set up different | |
614 | * single/dual channel state, if we even can. | |
79e53945 | 615 | */ |
1974cad0 | 616 | if (intel_is_dual_link_lvds(dev)) |
79e53945 JB |
617 | clock.p2 = limit->p2.p2_fast; |
618 | else | |
619 | clock.p2 = limit->p2.p2_slow; | |
620 | } else { | |
621 | if (target < limit->p2.dot_limit) | |
622 | clock.p2 = limit->p2.p2_slow; | |
623 | else | |
624 | clock.p2 = limit->p2.p2_fast; | |
625 | } | |
626 | ||
0206e353 | 627 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 628 | |
42158660 ZY |
629 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
630 | clock.m1++) { | |
631 | for (clock.m2 = limit->m2.min; | |
632 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 633 | if (clock.m2 >= clock.m1) |
42158660 ZY |
634 | break; |
635 | for (clock.n = limit->n.min; | |
636 | clock.n <= limit->n.max; clock.n++) { | |
637 | for (clock.p1 = limit->p1.min; | |
638 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
639 | int this_err; |
640 | ||
ac58c3f0 DV |
641 | i9xx_clock(refclk, &clock); |
642 | if (!intel_PLL_is_valid(dev, limit, | |
643 | &clock)) | |
644 | continue; | |
645 | if (match_clock && | |
646 | clock.p != match_clock->p) | |
647 | continue; | |
648 | ||
649 | this_err = abs(clock.dot - target); | |
650 | if (this_err < err) { | |
651 | *best_clock = clock; | |
652 | err = this_err; | |
653 | } | |
654 | } | |
655 | } | |
656 | } | |
657 | } | |
658 | ||
659 | return (err != target); | |
660 | } | |
661 | ||
662 | static bool | |
a919ff14 | 663 | pnv_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc, |
ee9300bb DV |
664 | int target, int refclk, intel_clock_t *match_clock, |
665 | intel_clock_t *best_clock) | |
79e53945 | 666 | { |
a919ff14 | 667 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 668 | intel_clock_t clock; |
79e53945 JB |
669 | int err = target; |
670 | ||
d0737e1d | 671 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) { |
79e53945 | 672 | /* |
a210b028 DV |
673 | * For LVDS just rely on its current settings for dual-channel. |
674 | * We haven't figured out how to reliably set up different | |
675 | * single/dual channel state, if we even can. | |
79e53945 | 676 | */ |
1974cad0 | 677 | if (intel_is_dual_link_lvds(dev)) |
79e53945 JB |
678 | clock.p2 = limit->p2.p2_fast; |
679 | else | |
680 | clock.p2 = limit->p2.p2_slow; | |
681 | } else { | |
682 | if (target < limit->p2.dot_limit) | |
683 | clock.p2 = limit->p2.p2_slow; | |
684 | else | |
685 | clock.p2 = limit->p2.p2_fast; | |
686 | } | |
687 | ||
0206e353 | 688 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 689 | |
42158660 ZY |
690 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
691 | clock.m1++) { | |
692 | for (clock.m2 = limit->m2.min; | |
693 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
694 | for (clock.n = limit->n.min; |
695 | clock.n <= limit->n.max; clock.n++) { | |
696 | for (clock.p1 = limit->p1.min; | |
697 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
698 | int this_err; |
699 | ||
ac58c3f0 | 700 | pineview_clock(refclk, &clock); |
1b894b59 CW |
701 | if (!intel_PLL_is_valid(dev, limit, |
702 | &clock)) | |
79e53945 | 703 | continue; |
cec2f356 SP |
704 | if (match_clock && |
705 | clock.p != match_clock->p) | |
706 | continue; | |
79e53945 JB |
707 | |
708 | this_err = abs(clock.dot - target); | |
709 | if (this_err < err) { | |
710 | *best_clock = clock; | |
711 | err = this_err; | |
712 | } | |
713 | } | |
714 | } | |
715 | } | |
716 | } | |
717 | ||
718 | return (err != target); | |
719 | } | |
720 | ||
d4906093 | 721 | static bool |
a919ff14 | 722 | g4x_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc, |
ee9300bb DV |
723 | int target, int refclk, intel_clock_t *match_clock, |
724 | intel_clock_t *best_clock) | |
d4906093 | 725 | { |
a919ff14 | 726 | struct drm_device *dev = crtc->base.dev; |
d4906093 ML |
727 | intel_clock_t clock; |
728 | int max_n; | |
729 | bool found; | |
6ba770dc AJ |
730 | /* approximately equals target * 0.00585 */ |
731 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
732 | found = false; |
733 | ||
d0737e1d | 734 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 735 | if (intel_is_dual_link_lvds(dev)) |
d4906093 ML |
736 | clock.p2 = limit->p2.p2_fast; |
737 | else | |
738 | clock.p2 = limit->p2.p2_slow; | |
739 | } else { | |
740 | if (target < limit->p2.dot_limit) | |
741 | clock.p2 = limit->p2.p2_slow; | |
742 | else | |
743 | clock.p2 = limit->p2.p2_fast; | |
744 | } | |
745 | ||
746 | memset(best_clock, 0, sizeof(*best_clock)); | |
747 | max_n = limit->n.max; | |
f77f13e2 | 748 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 749 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 750 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
751 | for (clock.m1 = limit->m1.max; |
752 | clock.m1 >= limit->m1.min; clock.m1--) { | |
753 | for (clock.m2 = limit->m2.max; | |
754 | clock.m2 >= limit->m2.min; clock.m2--) { | |
755 | for (clock.p1 = limit->p1.max; | |
756 | clock.p1 >= limit->p1.min; clock.p1--) { | |
757 | int this_err; | |
758 | ||
ac58c3f0 | 759 | i9xx_clock(refclk, &clock); |
1b894b59 CW |
760 | if (!intel_PLL_is_valid(dev, limit, |
761 | &clock)) | |
d4906093 | 762 | continue; |
1b894b59 CW |
763 | |
764 | this_err = abs(clock.dot - target); | |
d4906093 ML |
765 | if (this_err < err_most) { |
766 | *best_clock = clock; | |
767 | err_most = this_err; | |
768 | max_n = clock.n; | |
769 | found = true; | |
770 | } | |
771 | } | |
772 | } | |
773 | } | |
774 | } | |
2c07245f ZW |
775 | return found; |
776 | } | |
777 | ||
a0c4da24 | 778 | static bool |
a919ff14 | 779 | vlv_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc, |
ee9300bb DV |
780 | int target, int refclk, intel_clock_t *match_clock, |
781 | intel_clock_t *best_clock) | |
a0c4da24 | 782 | { |
a919ff14 | 783 | struct drm_device *dev = crtc->base.dev; |
6b4bf1c4 | 784 | intel_clock_t clock; |
69e4f900 | 785 | unsigned int bestppm = 1000000; |
27e639bf VS |
786 | /* min update 19.2 MHz */ |
787 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 788 | bool found = false; |
a0c4da24 | 789 | |
6b4bf1c4 VS |
790 | target *= 5; /* fast clock */ |
791 | ||
792 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
793 | |
794 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 795 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 796 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 797 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 798 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 799 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 800 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 801 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
69e4f900 VS |
802 | unsigned int ppm, diff; |
803 | ||
6b4bf1c4 VS |
804 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
805 | refclk * clock.m1); | |
806 | ||
807 | vlv_clock(refclk, &clock); | |
43b0ac53 | 808 | |
f01b7962 VS |
809 | if (!intel_PLL_is_valid(dev, limit, |
810 | &clock)) | |
43b0ac53 VS |
811 | continue; |
812 | ||
6b4bf1c4 VS |
813 | diff = abs(clock.dot - target); |
814 | ppm = div_u64(1000000ULL * diff, target); | |
815 | ||
816 | if (ppm < 100 && clock.p > best_clock->p) { | |
43b0ac53 | 817 | bestppm = 0; |
6b4bf1c4 | 818 | *best_clock = clock; |
49e497ef | 819 | found = true; |
43b0ac53 | 820 | } |
6b4bf1c4 | 821 | |
c686122c | 822 | if (bestppm >= 10 && ppm < bestppm - 10) { |
69e4f900 | 823 | bestppm = ppm; |
6b4bf1c4 | 824 | *best_clock = clock; |
49e497ef | 825 | found = true; |
a0c4da24 JB |
826 | } |
827 | } | |
828 | } | |
829 | } | |
830 | } | |
a0c4da24 | 831 | |
49e497ef | 832 | return found; |
a0c4da24 | 833 | } |
a4fc5ed6 | 834 | |
ef9348c8 | 835 | static bool |
a919ff14 | 836 | chv_find_best_dpll(const intel_limit_t *limit, struct intel_crtc *crtc, |
ef9348c8 CML |
837 | int target, int refclk, intel_clock_t *match_clock, |
838 | intel_clock_t *best_clock) | |
839 | { | |
a919ff14 | 840 | struct drm_device *dev = crtc->base.dev; |
ef9348c8 CML |
841 | intel_clock_t clock; |
842 | uint64_t m2; | |
843 | int found = false; | |
844 | ||
845 | memset(best_clock, 0, sizeof(*best_clock)); | |
846 | ||
847 | /* | |
848 | * Based on hardware doc, the n always set to 1, and m1 always | |
849 | * set to 2. If requires to support 200Mhz refclk, we need to | |
850 | * revisit this because n may not 1 anymore. | |
851 | */ | |
852 | clock.n = 1, clock.m1 = 2; | |
853 | target *= 5; /* fast clock */ | |
854 | ||
855 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { | |
856 | for (clock.p2 = limit->p2.p2_fast; | |
857 | clock.p2 >= limit->p2.p2_slow; | |
858 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { | |
859 | ||
860 | clock.p = clock.p1 * clock.p2; | |
861 | ||
862 | m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p * | |
863 | clock.n) << 22, refclk * clock.m1); | |
864 | ||
865 | if (m2 > INT_MAX/clock.m1) | |
866 | continue; | |
867 | ||
868 | clock.m2 = m2; | |
869 | ||
870 | chv_clock(refclk, &clock); | |
871 | ||
872 | if (!intel_PLL_is_valid(dev, limit, &clock)) | |
873 | continue; | |
874 | ||
875 | /* based on hardware requirement, prefer bigger p | |
876 | */ | |
877 | if (clock.p > best_clock->p) { | |
878 | *best_clock = clock; | |
879 | found = true; | |
880 | } | |
881 | } | |
882 | } | |
883 | ||
884 | return found; | |
885 | } | |
886 | ||
20ddf665 VS |
887 | bool intel_crtc_active(struct drm_crtc *crtc) |
888 | { | |
889 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
890 | ||
891 | /* Be paranoid as we can arrive here with only partial | |
892 | * state retrieved from the hardware during setup. | |
893 | * | |
241bfc38 | 894 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
895 | * as Haswell has gained clock readout/fastboot support. |
896 | * | |
66e514c1 | 897 | * We can ditch the crtc->primary->fb check as soon as we can |
20ddf665 VS |
898 | * properly reconstruct framebuffers. |
899 | */ | |
f4510a27 | 900 | return intel_crtc->active && crtc->primary->fb && |
6e3c9717 | 901 | intel_crtc->config->base.adjusted_mode.crtc_clock; |
20ddf665 VS |
902 | } |
903 | ||
a5c961d1 PZ |
904 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
905 | enum pipe pipe) | |
906 | { | |
907 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
908 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
909 | ||
6e3c9717 | 910 | return intel_crtc->config->cpu_transcoder; |
a5c961d1 PZ |
911 | } |
912 | ||
fbf49ea2 VS |
913 | static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe) |
914 | { | |
915 | struct drm_i915_private *dev_priv = dev->dev_private; | |
916 | u32 reg = PIPEDSL(pipe); | |
917 | u32 line1, line2; | |
918 | u32 line_mask; | |
919 | ||
920 | if (IS_GEN2(dev)) | |
921 | line_mask = DSL_LINEMASK_GEN2; | |
922 | else | |
923 | line_mask = DSL_LINEMASK_GEN3; | |
924 | ||
925 | line1 = I915_READ(reg) & line_mask; | |
926 | mdelay(5); | |
927 | line2 = I915_READ(reg) & line_mask; | |
928 | ||
929 | return line1 == line2; | |
930 | } | |
931 | ||
ab7ad7f6 KP |
932 | /* |
933 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
575f7ab7 | 934 | * @crtc: crtc whose pipe to wait for |
9d0498a2 JB |
935 | * |
936 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
937 | * spinning on the vblank interrupt status bit, since we won't actually | |
938 | * see an interrupt when the pipe is disabled. | |
939 | * | |
ab7ad7f6 KP |
940 | * On Gen4 and above: |
941 | * wait for the pipe register state bit to turn off | |
942 | * | |
943 | * Otherwise: | |
944 | * wait for the display line value to settle (it usually | |
945 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 946 | * |
9d0498a2 | 947 | */ |
575f7ab7 | 948 | static void intel_wait_for_pipe_off(struct intel_crtc *crtc) |
9d0498a2 | 949 | { |
575f7ab7 | 950 | struct drm_device *dev = crtc->base.dev; |
9d0498a2 | 951 | struct drm_i915_private *dev_priv = dev->dev_private; |
6e3c9717 | 952 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 953 | enum pipe pipe = crtc->pipe; |
ab7ad7f6 KP |
954 | |
955 | if (INTEL_INFO(dev)->gen >= 4) { | |
702e7a56 | 956 | int reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
957 | |
958 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
959 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
960 | 100)) | |
284637d9 | 961 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 962 | } else { |
ab7ad7f6 | 963 | /* Wait for the display line to settle */ |
fbf49ea2 | 964 | if (wait_for(pipe_dsl_stopped(dev, pipe), 100)) |
284637d9 | 965 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 966 | } |
79e53945 JB |
967 | } |
968 | ||
b0ea7d37 DL |
969 | /* |
970 | * ibx_digital_port_connected - is the specified port connected? | |
971 | * @dev_priv: i915 private structure | |
972 | * @port: the port to test | |
973 | * | |
974 | * Returns true if @port is connected, false otherwise. | |
975 | */ | |
976 | bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, | |
977 | struct intel_digital_port *port) | |
978 | { | |
979 | u32 bit; | |
980 | ||
c36346e3 | 981 | if (HAS_PCH_IBX(dev_priv->dev)) { |
eba905b2 | 982 | switch (port->port) { |
c36346e3 DL |
983 | case PORT_B: |
984 | bit = SDE_PORTB_HOTPLUG; | |
985 | break; | |
986 | case PORT_C: | |
987 | bit = SDE_PORTC_HOTPLUG; | |
988 | break; | |
989 | case PORT_D: | |
990 | bit = SDE_PORTD_HOTPLUG; | |
991 | break; | |
992 | default: | |
993 | return true; | |
994 | } | |
995 | } else { | |
eba905b2 | 996 | switch (port->port) { |
c36346e3 DL |
997 | case PORT_B: |
998 | bit = SDE_PORTB_HOTPLUG_CPT; | |
999 | break; | |
1000 | case PORT_C: | |
1001 | bit = SDE_PORTC_HOTPLUG_CPT; | |
1002 | break; | |
1003 | case PORT_D: | |
1004 | bit = SDE_PORTD_HOTPLUG_CPT; | |
1005 | break; | |
1006 | default: | |
1007 | return true; | |
1008 | } | |
b0ea7d37 DL |
1009 | } |
1010 | ||
1011 | return I915_READ(SDEISR) & bit; | |
1012 | } | |
1013 | ||
b24e7179 JB |
1014 | static const char *state_string(bool enabled) |
1015 | { | |
1016 | return enabled ? "on" : "off"; | |
1017 | } | |
1018 | ||
1019 | /* Only for pre-ILK configs */ | |
55607e8a DV |
1020 | void assert_pll(struct drm_i915_private *dev_priv, |
1021 | enum pipe pipe, bool state) | |
b24e7179 JB |
1022 | { |
1023 | int reg; | |
1024 | u32 val; | |
1025 | bool cur_state; | |
1026 | ||
1027 | reg = DPLL(pipe); | |
1028 | val = I915_READ(reg); | |
1029 | cur_state = !!(val & DPLL_VCO_ENABLE); | |
e2c719b7 | 1030 | I915_STATE_WARN(cur_state != state, |
b24e7179 JB |
1031 | "PLL state assertion failure (expected %s, current %s)\n", |
1032 | state_string(state), state_string(cur_state)); | |
1033 | } | |
b24e7179 | 1034 | |
23538ef1 JN |
1035 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
1036 | static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) | |
1037 | { | |
1038 | u32 val; | |
1039 | bool cur_state; | |
1040 | ||
1041 | mutex_lock(&dev_priv->dpio_lock); | |
1042 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); | |
1043 | mutex_unlock(&dev_priv->dpio_lock); | |
1044 | ||
1045 | cur_state = val & DSI_PLL_VCO_EN; | |
e2c719b7 | 1046 | I915_STATE_WARN(cur_state != state, |
23538ef1 JN |
1047 | "DSI PLL state assertion failure (expected %s, current %s)\n", |
1048 | state_string(state), state_string(cur_state)); | |
1049 | } | |
1050 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1051 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
1052 | ||
55607e8a | 1053 | struct intel_shared_dpll * |
e2b78267 DV |
1054 | intel_crtc_to_shared_dpll(struct intel_crtc *crtc) |
1055 | { | |
1056 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
1057 | ||
6e3c9717 | 1058 | if (crtc->config->shared_dpll < 0) |
e2b78267 DV |
1059 | return NULL; |
1060 | ||
6e3c9717 | 1061 | return &dev_priv->shared_dplls[crtc->config->shared_dpll]; |
e2b78267 DV |
1062 | } |
1063 | ||
040484af | 1064 | /* For ILK+ */ |
55607e8a DV |
1065 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
1066 | struct intel_shared_dpll *pll, | |
1067 | bool state) | |
040484af | 1068 | { |
040484af | 1069 | bool cur_state; |
5358901f | 1070 | struct intel_dpll_hw_state hw_state; |
040484af | 1071 | |
92b27b08 | 1072 | if (WARN (!pll, |
46edb027 | 1073 | "asserting DPLL %s with no DPLL\n", state_string(state))) |
ee7b9f93 | 1074 | return; |
ee7b9f93 | 1075 | |
5358901f | 1076 | cur_state = pll->get_hw_state(dev_priv, pll, &hw_state); |
e2c719b7 | 1077 | I915_STATE_WARN(cur_state != state, |
5358901f DV |
1078 | "%s assertion failure (expected %s, current %s)\n", |
1079 | pll->name, state_string(state), state_string(cur_state)); | |
040484af | 1080 | } |
040484af JB |
1081 | |
1082 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, | |
1083 | enum pipe pipe, bool state) | |
1084 | { | |
1085 | int reg; | |
1086 | u32 val; | |
1087 | bool cur_state; | |
ad80a810 PZ |
1088 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1089 | pipe); | |
040484af | 1090 | |
affa9354 PZ |
1091 | if (HAS_DDI(dev_priv->dev)) { |
1092 | /* DDI does not have a specific FDI_TX register */ | |
ad80a810 | 1093 | reg = TRANS_DDI_FUNC_CTL(cpu_transcoder); |
bf507ef7 | 1094 | val = I915_READ(reg); |
ad80a810 | 1095 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 ED |
1096 | } else { |
1097 | reg = FDI_TX_CTL(pipe); | |
1098 | val = I915_READ(reg); | |
1099 | cur_state = !!(val & FDI_TX_ENABLE); | |
1100 | } | |
e2c719b7 | 1101 | I915_STATE_WARN(cur_state != state, |
040484af JB |
1102 | "FDI TX state assertion failure (expected %s, current %s)\n", |
1103 | state_string(state), state_string(cur_state)); | |
1104 | } | |
1105 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1106 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1107 | ||
1108 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1109 | enum pipe pipe, bool state) | |
1110 | { | |
1111 | int reg; | |
1112 | u32 val; | |
1113 | bool cur_state; | |
1114 | ||
d63fa0dc PZ |
1115 | reg = FDI_RX_CTL(pipe); |
1116 | val = I915_READ(reg); | |
1117 | cur_state = !!(val & FDI_RX_ENABLE); | |
e2c719b7 | 1118 | I915_STATE_WARN(cur_state != state, |
040484af JB |
1119 | "FDI RX state assertion failure (expected %s, current %s)\n", |
1120 | state_string(state), state_string(cur_state)); | |
1121 | } | |
1122 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1123 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1124 | ||
1125 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1126 | enum pipe pipe) | |
1127 | { | |
1128 | int reg; | |
1129 | u32 val; | |
1130 | ||
1131 | /* ILK FDI PLL is always enabled */ | |
3d13ef2e | 1132 | if (INTEL_INFO(dev_priv->dev)->gen == 5) |
040484af JB |
1133 | return; |
1134 | ||
bf507ef7 | 1135 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
affa9354 | 1136 | if (HAS_DDI(dev_priv->dev)) |
bf507ef7 ED |
1137 | return; |
1138 | ||
040484af JB |
1139 | reg = FDI_TX_CTL(pipe); |
1140 | val = I915_READ(reg); | |
e2c719b7 | 1141 | I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); |
040484af JB |
1142 | } |
1143 | ||
55607e8a DV |
1144 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1145 | enum pipe pipe, bool state) | |
040484af JB |
1146 | { |
1147 | int reg; | |
1148 | u32 val; | |
55607e8a | 1149 | bool cur_state; |
040484af JB |
1150 | |
1151 | reg = FDI_RX_CTL(pipe); | |
1152 | val = I915_READ(reg); | |
55607e8a | 1153 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
e2c719b7 | 1154 | I915_STATE_WARN(cur_state != state, |
55607e8a DV |
1155 | "FDI RX PLL assertion failure (expected %s, current %s)\n", |
1156 | state_string(state), state_string(cur_state)); | |
040484af JB |
1157 | } |
1158 | ||
b680c37a DV |
1159 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1160 | enum pipe pipe) | |
ea0760cf | 1161 | { |
bedd4dba JN |
1162 | struct drm_device *dev = dev_priv->dev; |
1163 | int pp_reg; | |
ea0760cf JB |
1164 | u32 val; |
1165 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1166 | bool locked = true; |
ea0760cf | 1167 | |
bedd4dba JN |
1168 | if (WARN_ON(HAS_DDI(dev))) |
1169 | return; | |
1170 | ||
1171 | if (HAS_PCH_SPLIT(dev)) { | |
1172 | u32 port_sel; | |
1173 | ||
ea0760cf | 1174 | pp_reg = PCH_PP_CONTROL; |
bedd4dba JN |
1175 | port_sel = I915_READ(PCH_PP_ON_DELAYS) & PANEL_PORT_SELECT_MASK; |
1176 | ||
1177 | if (port_sel == PANEL_PORT_SELECT_LVDS && | |
1178 | I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT) | |
1179 | panel_pipe = PIPE_B; | |
1180 | /* XXX: else fix for eDP */ | |
1181 | } else if (IS_VALLEYVIEW(dev)) { | |
1182 | /* presumably write lock depends on pipe, not port select */ | |
1183 | pp_reg = VLV_PIPE_PP_CONTROL(pipe); | |
1184 | panel_pipe = pipe; | |
ea0760cf JB |
1185 | } else { |
1186 | pp_reg = PP_CONTROL; | |
bedd4dba JN |
1187 | if (I915_READ(LVDS) & LVDS_PIPEB_SELECT) |
1188 | panel_pipe = PIPE_B; | |
ea0760cf JB |
1189 | } |
1190 | ||
1191 | val = I915_READ(pp_reg); | |
1192 | if (!(val & PANEL_POWER_ON) || | |
ec49ba2d | 1193 | ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS)) |
ea0760cf JB |
1194 | locked = false; |
1195 | ||
e2c719b7 | 1196 | I915_STATE_WARN(panel_pipe == pipe && locked, |
ea0760cf | 1197 | "panel assertion failure, pipe %c regs locked\n", |
9db4a9c7 | 1198 | pipe_name(pipe)); |
ea0760cf JB |
1199 | } |
1200 | ||
93ce0ba6 JN |
1201 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1202 | enum pipe pipe, bool state) | |
1203 | { | |
1204 | struct drm_device *dev = dev_priv->dev; | |
1205 | bool cur_state; | |
1206 | ||
d9d82081 | 1207 | if (IS_845G(dev) || IS_I865G(dev)) |
93ce0ba6 | 1208 | cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE; |
d9d82081 | 1209 | else |
5efb3e28 | 1210 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
93ce0ba6 | 1211 | |
e2c719b7 | 1212 | I915_STATE_WARN(cur_state != state, |
93ce0ba6 JN |
1213 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", |
1214 | pipe_name(pipe), state_string(state), state_string(cur_state)); | |
1215 | } | |
1216 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1217 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1218 | ||
b840d907 JB |
1219 | void assert_pipe(struct drm_i915_private *dev_priv, |
1220 | enum pipe pipe, bool state) | |
b24e7179 JB |
1221 | { |
1222 | int reg; | |
1223 | u32 val; | |
63d7bbe9 | 1224 | bool cur_state; |
702e7a56 PZ |
1225 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1226 | pipe); | |
b24e7179 | 1227 | |
b6b5d049 VS |
1228 | /* if we need the pipe quirk it must be always on */ |
1229 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1230 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
8e636784 DV |
1231 | state = true; |
1232 | ||
f458ebbc | 1233 | if (!intel_display_power_is_enabled(dev_priv, |
b97186f0 | 1234 | POWER_DOMAIN_TRANSCODER(cpu_transcoder))) { |
69310161 PZ |
1235 | cur_state = false; |
1236 | } else { | |
1237 | reg = PIPECONF(cpu_transcoder); | |
1238 | val = I915_READ(reg); | |
1239 | cur_state = !!(val & PIPECONF_ENABLE); | |
1240 | } | |
1241 | ||
e2c719b7 | 1242 | I915_STATE_WARN(cur_state != state, |
63d7bbe9 | 1243 | "pipe %c assertion failure (expected %s, current %s)\n", |
9db4a9c7 | 1244 | pipe_name(pipe), state_string(state), state_string(cur_state)); |
b24e7179 JB |
1245 | } |
1246 | ||
931872fc CW |
1247 | static void assert_plane(struct drm_i915_private *dev_priv, |
1248 | enum plane plane, bool state) | |
b24e7179 JB |
1249 | { |
1250 | int reg; | |
1251 | u32 val; | |
931872fc | 1252 | bool cur_state; |
b24e7179 JB |
1253 | |
1254 | reg = DSPCNTR(plane); | |
1255 | val = I915_READ(reg); | |
931872fc | 1256 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
e2c719b7 | 1257 | I915_STATE_WARN(cur_state != state, |
931872fc CW |
1258 | "plane %c assertion failure (expected %s, current %s)\n", |
1259 | plane_name(plane), state_string(state), state_string(cur_state)); | |
b24e7179 JB |
1260 | } |
1261 | ||
931872fc CW |
1262 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1263 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1264 | ||
b24e7179 JB |
1265 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1266 | enum pipe pipe) | |
1267 | { | |
653e1026 | 1268 | struct drm_device *dev = dev_priv->dev; |
b24e7179 JB |
1269 | int reg, i; |
1270 | u32 val; | |
1271 | int cur_pipe; | |
1272 | ||
653e1026 VS |
1273 | /* Primary planes are fixed to pipes on gen4+ */ |
1274 | if (INTEL_INFO(dev)->gen >= 4) { | |
28c05794 AJ |
1275 | reg = DSPCNTR(pipe); |
1276 | val = I915_READ(reg); | |
e2c719b7 | 1277 | I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE, |
28c05794 AJ |
1278 | "plane %c assertion failure, should be disabled but not\n", |
1279 | plane_name(pipe)); | |
19ec1358 | 1280 | return; |
28c05794 | 1281 | } |
19ec1358 | 1282 | |
b24e7179 | 1283 | /* Need to check both planes against the pipe */ |
055e393f | 1284 | for_each_pipe(dev_priv, i) { |
b24e7179 JB |
1285 | reg = DSPCNTR(i); |
1286 | val = I915_READ(reg); | |
1287 | cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
1288 | DISPPLANE_SEL_PIPE_SHIFT; | |
e2c719b7 | 1289 | I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, |
9db4a9c7 JB |
1290 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1291 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1292 | } |
1293 | } | |
1294 | ||
19332d7a JB |
1295 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1296 | enum pipe pipe) | |
1297 | { | |
20674eef | 1298 | struct drm_device *dev = dev_priv->dev; |
1fe47785 | 1299 | int reg, sprite; |
19332d7a JB |
1300 | u32 val; |
1301 | ||
7feb8b88 | 1302 | if (INTEL_INFO(dev)->gen >= 9) { |
3bdcfc0c | 1303 | for_each_sprite(dev_priv, pipe, sprite) { |
7feb8b88 | 1304 | val = I915_READ(PLANE_CTL(pipe, sprite)); |
e2c719b7 | 1305 | I915_STATE_WARN(val & PLANE_CTL_ENABLE, |
7feb8b88 DL |
1306 | "plane %d assertion failure, should be off on pipe %c but is still active\n", |
1307 | sprite, pipe_name(pipe)); | |
1308 | } | |
1309 | } else if (IS_VALLEYVIEW(dev)) { | |
3bdcfc0c | 1310 | for_each_sprite(dev_priv, pipe, sprite) { |
1fe47785 | 1311 | reg = SPCNTR(pipe, sprite); |
20674eef | 1312 | val = I915_READ(reg); |
e2c719b7 | 1313 | I915_STATE_WARN(val & SP_ENABLE, |
20674eef | 1314 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
1fe47785 | 1315 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef VS |
1316 | } |
1317 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
1318 | reg = SPRCTL(pipe); | |
19332d7a | 1319 | val = I915_READ(reg); |
e2c719b7 | 1320 | I915_STATE_WARN(val & SPRITE_ENABLE, |
06da8da2 | 1321 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef VS |
1322 | plane_name(pipe), pipe_name(pipe)); |
1323 | } else if (INTEL_INFO(dev)->gen >= 5) { | |
1324 | reg = DVSCNTR(pipe); | |
19332d7a | 1325 | val = I915_READ(reg); |
e2c719b7 | 1326 | I915_STATE_WARN(val & DVS_ENABLE, |
06da8da2 | 1327 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1328 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1329 | } |
1330 | } | |
1331 | ||
08c71e5e VS |
1332 | static void assert_vblank_disabled(struct drm_crtc *crtc) |
1333 | { | |
e2c719b7 | 1334 | if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0)) |
08c71e5e VS |
1335 | drm_crtc_vblank_put(crtc); |
1336 | } | |
1337 | ||
89eff4be | 1338 | static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv) |
92f2584a JB |
1339 | { |
1340 | u32 val; | |
1341 | bool enabled; | |
1342 | ||
e2c719b7 | 1343 | I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev))); |
9d82aa17 | 1344 | |
92f2584a JB |
1345 | val = I915_READ(PCH_DREF_CONTROL); |
1346 | enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK | | |
1347 | DREF_SUPERSPREAD_SOURCE_MASK)); | |
e2c719b7 | 1348 | I915_STATE_WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n"); |
92f2584a JB |
1349 | } |
1350 | ||
ab9412ba DV |
1351 | static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1352 | enum pipe pipe) | |
92f2584a JB |
1353 | { |
1354 | int reg; | |
1355 | u32 val; | |
1356 | bool enabled; | |
1357 | ||
ab9412ba | 1358 | reg = PCH_TRANSCONF(pipe); |
92f2584a JB |
1359 | val = I915_READ(reg); |
1360 | enabled = !!(val & TRANS_ENABLE); | |
e2c719b7 | 1361 | I915_STATE_WARN(enabled, |
9db4a9c7 JB |
1362 | "transcoder assertion failed, should be off on pipe %c but is still active\n", |
1363 | pipe_name(pipe)); | |
92f2584a JB |
1364 | } |
1365 | ||
4e634389 KP |
1366 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1367 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1368 | { |
1369 | if ((val & DP_PORT_EN) == 0) | |
1370 | return false; | |
1371 | ||
1372 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1373 | u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe); | |
1374 | u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg); | |
1375 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) | |
1376 | return false; | |
44f37d1f CML |
1377 | } else if (IS_CHERRYVIEW(dev_priv->dev)) { |
1378 | if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe)) | |
1379 | return false; | |
f0575e92 KP |
1380 | } else { |
1381 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1382 | return false; | |
1383 | } | |
1384 | return true; | |
1385 | } | |
1386 | ||
1519b995 KP |
1387 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1388 | enum pipe pipe, u32 val) | |
1389 | { | |
dc0fa718 | 1390 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1391 | return false; |
1392 | ||
1393 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
dc0fa718 | 1394 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 | 1395 | return false; |
44f37d1f CML |
1396 | } else if (IS_CHERRYVIEW(dev_priv->dev)) { |
1397 | if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe)) | |
1398 | return false; | |
1519b995 | 1399 | } else { |
dc0fa718 | 1400 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1401 | return false; |
1402 | } | |
1403 | return true; | |
1404 | } | |
1405 | ||
1406 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1407 | enum pipe pipe, u32 val) | |
1408 | { | |
1409 | if ((val & LVDS_PORT_EN) == 0) | |
1410 | return false; | |
1411 | ||
1412 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1413 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1414 | return false; | |
1415 | } else { | |
1416 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1417 | return false; | |
1418 | } | |
1419 | return true; | |
1420 | } | |
1421 | ||
1422 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1423 | enum pipe pipe, u32 val) | |
1424 | { | |
1425 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1426 | return false; | |
1427 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1428 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1429 | return false; | |
1430 | } else { | |
1431 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1432 | return false; | |
1433 | } | |
1434 | return true; | |
1435 | } | |
1436 | ||
291906f1 | 1437 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0575e92 | 1438 | enum pipe pipe, int reg, u32 port_sel) |
291906f1 | 1439 | { |
47a05eca | 1440 | u32 val = I915_READ(reg); |
e2c719b7 | 1441 | I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1442 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1443 | reg, pipe_name(pipe)); |
de9a35ab | 1444 | |
e2c719b7 | 1445 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0 |
75c5da27 | 1446 | && (val & DP_PIPEB_SELECT), |
de9a35ab | 1447 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1448 | } |
1449 | ||
1450 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
1451 | enum pipe pipe, int reg) | |
1452 | { | |
47a05eca | 1453 | u32 val = I915_READ(reg); |
e2c719b7 | 1454 | I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1455 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1456 | reg, pipe_name(pipe)); |
de9a35ab | 1457 | |
e2c719b7 | 1458 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1459 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1460 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1461 | } |
1462 | ||
1463 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1464 | enum pipe pipe) | |
1465 | { | |
1466 | int reg; | |
1467 | u32 val; | |
291906f1 | 1468 | |
f0575e92 KP |
1469 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1470 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1471 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 JB |
1472 | |
1473 | reg = PCH_ADPA; | |
1474 | val = I915_READ(reg); | |
e2c719b7 | 1475 | I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1476 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1477 | pipe_name(pipe)); |
291906f1 JB |
1478 | |
1479 | reg = PCH_LVDS; | |
1480 | val = I915_READ(reg); | |
e2c719b7 | 1481 | I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1482 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1483 | pipe_name(pipe)); |
291906f1 | 1484 | |
e2debe91 PZ |
1485 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1486 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1487 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1488 | } |
1489 | ||
40e9cf64 JB |
1490 | static void intel_init_dpio(struct drm_device *dev) |
1491 | { | |
1492 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1493 | ||
1494 | if (!IS_VALLEYVIEW(dev)) | |
1495 | return; | |
1496 | ||
a09caddd CML |
1497 | /* |
1498 | * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C), | |
1499 | * CHV x1 PHY (DP/HDMI D) | |
1500 | * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C) | |
1501 | */ | |
1502 | if (IS_CHERRYVIEW(dev)) { | |
1503 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2; | |
1504 | DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO; | |
1505 | } else { | |
1506 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; | |
1507 | } | |
5382f5f3 JB |
1508 | } |
1509 | ||
d288f65f | 1510 | static void vlv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1511 | const struct intel_crtc_state *pipe_config) |
87442f73 | 1512 | { |
426115cf DV |
1513 | struct drm_device *dev = crtc->base.dev; |
1514 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1515 | int reg = DPLL(crtc->pipe); | |
d288f65f | 1516 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
87442f73 | 1517 | |
426115cf | 1518 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87442f73 DV |
1519 | |
1520 | /* No really, not for ILK+ */ | |
1521 | BUG_ON(!IS_VALLEYVIEW(dev_priv->dev)); | |
1522 | ||
1523 | /* PLL is protected by panel, make sure we can write it */ | |
6a9e7363 | 1524 | if (IS_MOBILE(dev_priv->dev)) |
426115cf | 1525 | assert_panel_unlocked(dev_priv, crtc->pipe); |
87442f73 | 1526 | |
426115cf DV |
1527 | I915_WRITE(reg, dpll); |
1528 | POSTING_READ(reg); | |
1529 | udelay(150); | |
1530 | ||
1531 | if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) | |
1532 | DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe); | |
1533 | ||
d288f65f | 1534 | I915_WRITE(DPLL_MD(crtc->pipe), pipe_config->dpll_hw_state.dpll_md); |
426115cf | 1535 | POSTING_READ(DPLL_MD(crtc->pipe)); |
87442f73 DV |
1536 | |
1537 | /* We do this three times for luck */ | |
426115cf | 1538 | I915_WRITE(reg, dpll); |
87442f73 DV |
1539 | POSTING_READ(reg); |
1540 | udelay(150); /* wait for warmup */ | |
426115cf | 1541 | I915_WRITE(reg, dpll); |
87442f73 DV |
1542 | POSTING_READ(reg); |
1543 | udelay(150); /* wait for warmup */ | |
426115cf | 1544 | I915_WRITE(reg, dpll); |
87442f73 DV |
1545 | POSTING_READ(reg); |
1546 | udelay(150); /* wait for warmup */ | |
1547 | } | |
1548 | ||
d288f65f | 1549 | static void chv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1550 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
1551 | { |
1552 | struct drm_device *dev = crtc->base.dev; | |
1553 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1554 | int pipe = crtc->pipe; | |
1555 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
9d556c99 CML |
1556 | u32 tmp; |
1557 | ||
1558 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
1559 | ||
1560 | BUG_ON(!IS_CHERRYVIEW(dev_priv->dev)); | |
1561 | ||
1562 | mutex_lock(&dev_priv->dpio_lock); | |
1563 | ||
1564 | /* Enable back the 10bit clock to display controller */ | |
1565 | tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1566 | tmp |= DPIO_DCLKP_EN; | |
1567 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp); | |
1568 | ||
1569 | /* | |
1570 | * Need to wait > 100ns between dclkp clock enable bit and PLL enable. | |
1571 | */ | |
1572 | udelay(1); | |
1573 | ||
1574 | /* Enable PLL */ | |
d288f65f | 1575 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); |
9d556c99 CML |
1576 | |
1577 | /* Check PLL is locked */ | |
a11b0703 | 1578 | if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) |
9d556c99 CML |
1579 | DRM_ERROR("PLL %d failed to lock\n", pipe); |
1580 | ||
a11b0703 | 1581 | /* not sure when this should be written */ |
d288f65f | 1582 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); |
a11b0703 VS |
1583 | POSTING_READ(DPLL_MD(pipe)); |
1584 | ||
9d556c99 CML |
1585 | mutex_unlock(&dev_priv->dpio_lock); |
1586 | } | |
1587 | ||
1c4e0274 VS |
1588 | static int intel_num_dvo_pipes(struct drm_device *dev) |
1589 | { | |
1590 | struct intel_crtc *crtc; | |
1591 | int count = 0; | |
1592 | ||
1593 | for_each_intel_crtc(dev, crtc) | |
1594 | count += crtc->active && | |
409ee761 | 1595 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO); |
1c4e0274 VS |
1596 | |
1597 | return count; | |
1598 | } | |
1599 | ||
66e3d5c0 | 1600 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1601 | { |
66e3d5c0 DV |
1602 | struct drm_device *dev = crtc->base.dev; |
1603 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1604 | int reg = DPLL(crtc->pipe); | |
6e3c9717 | 1605 | u32 dpll = crtc->config->dpll_hw_state.dpll; |
63d7bbe9 | 1606 | |
66e3d5c0 | 1607 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1608 | |
63d7bbe9 | 1609 | /* No really, not for ILK+ */ |
3d13ef2e | 1610 | BUG_ON(INTEL_INFO(dev)->gen >= 5); |
63d7bbe9 JB |
1611 | |
1612 | /* PLL is protected by panel, make sure we can write it */ | |
66e3d5c0 DV |
1613 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
1614 | assert_panel_unlocked(dev_priv, crtc->pipe); | |
63d7bbe9 | 1615 | |
1c4e0274 VS |
1616 | /* Enable DVO 2x clock on both PLLs if necessary */ |
1617 | if (IS_I830(dev) && intel_num_dvo_pipes(dev) > 0) { | |
1618 | /* | |
1619 | * It appears to be important that we don't enable this | |
1620 | * for the current pipe before otherwise configuring the | |
1621 | * PLL. No idea how this should be handled if multiple | |
1622 | * DVO outputs are enabled simultaneosly. | |
1623 | */ | |
1624 | dpll |= DPLL_DVO_2X_MODE; | |
1625 | I915_WRITE(DPLL(!crtc->pipe), | |
1626 | I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE); | |
1627 | } | |
66e3d5c0 DV |
1628 | |
1629 | /* Wait for the clocks to stabilize. */ | |
1630 | POSTING_READ(reg); | |
1631 | udelay(150); | |
1632 | ||
1633 | if (INTEL_INFO(dev)->gen >= 4) { | |
1634 | I915_WRITE(DPLL_MD(crtc->pipe), | |
6e3c9717 | 1635 | crtc->config->dpll_hw_state.dpll_md); |
66e3d5c0 DV |
1636 | } else { |
1637 | /* The pixel multiplier can only be updated once the | |
1638 | * DPLL is enabled and the clocks are stable. | |
1639 | * | |
1640 | * So write it again. | |
1641 | */ | |
1642 | I915_WRITE(reg, dpll); | |
1643 | } | |
63d7bbe9 JB |
1644 | |
1645 | /* We do this three times for luck */ | |
66e3d5c0 | 1646 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1647 | POSTING_READ(reg); |
1648 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1649 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1650 | POSTING_READ(reg); |
1651 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1652 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1653 | POSTING_READ(reg); |
1654 | udelay(150); /* wait for warmup */ | |
1655 | } | |
1656 | ||
1657 | /** | |
50b44a44 | 1658 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1659 | * @dev_priv: i915 private structure |
1660 | * @pipe: pipe PLL to disable | |
1661 | * | |
1662 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1663 | * | |
1664 | * Note! This is for pre-ILK only. | |
1665 | */ | |
1c4e0274 | 1666 | static void i9xx_disable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1667 | { |
1c4e0274 VS |
1668 | struct drm_device *dev = crtc->base.dev; |
1669 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1670 | enum pipe pipe = crtc->pipe; | |
1671 | ||
1672 | /* Disable DVO 2x clock on both PLLs if necessary */ | |
1673 | if (IS_I830(dev) && | |
409ee761 | 1674 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) && |
1c4e0274 VS |
1675 | intel_num_dvo_pipes(dev) == 1) { |
1676 | I915_WRITE(DPLL(PIPE_B), | |
1677 | I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE); | |
1678 | I915_WRITE(DPLL(PIPE_A), | |
1679 | I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE); | |
1680 | } | |
1681 | ||
b6b5d049 VS |
1682 | /* Don't disable pipe or pipe PLLs if needed */ |
1683 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1684 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
63d7bbe9 JB |
1685 | return; |
1686 | ||
1687 | /* Make sure the pipe isn't still relying on us */ | |
1688 | assert_pipe_disabled(dev_priv, pipe); | |
1689 | ||
50b44a44 DV |
1690 | I915_WRITE(DPLL(pipe), 0); |
1691 | POSTING_READ(DPLL(pipe)); | |
63d7bbe9 JB |
1692 | } |
1693 | ||
f6071166 JB |
1694 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1695 | { | |
1696 | u32 val = 0; | |
1697 | ||
1698 | /* Make sure the pipe isn't still relying on us */ | |
1699 | assert_pipe_disabled(dev_priv, pipe); | |
1700 | ||
e5cbfbfb ID |
1701 | /* |
1702 | * Leave integrated clock source and reference clock enabled for pipe B. | |
1703 | * The latter is needed for VGA hotplug / manual detection. | |
1704 | */ | |
f6071166 | 1705 | if (pipe == PIPE_B) |
e5cbfbfb | 1706 | val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REFA_CLK_ENABLE_VLV; |
f6071166 JB |
1707 | I915_WRITE(DPLL(pipe), val); |
1708 | POSTING_READ(DPLL(pipe)); | |
076ed3b2 CML |
1709 | |
1710 | } | |
1711 | ||
1712 | static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1713 | { | |
d752048d | 1714 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
076ed3b2 CML |
1715 | u32 val; |
1716 | ||
a11b0703 VS |
1717 | /* Make sure the pipe isn't still relying on us */ |
1718 | assert_pipe_disabled(dev_priv, pipe); | |
076ed3b2 | 1719 | |
a11b0703 | 1720 | /* Set PLL en = 0 */ |
d17ec4ce | 1721 | val = DPLL_SSC_REF_CLOCK_CHV | DPLL_REFA_CLK_ENABLE_VLV; |
a11b0703 VS |
1722 | if (pipe != PIPE_A) |
1723 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
1724 | I915_WRITE(DPLL(pipe), val); | |
1725 | POSTING_READ(DPLL(pipe)); | |
d752048d VS |
1726 | |
1727 | mutex_lock(&dev_priv->dpio_lock); | |
1728 | ||
1729 | /* Disable 10bit clock to display controller */ | |
1730 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1731 | val &= ~DPIO_DCLKP_EN; | |
1732 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val); | |
1733 | ||
61407f6d VS |
1734 | /* disable left/right clock distribution */ |
1735 | if (pipe != PIPE_B) { | |
1736 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0); | |
1737 | val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK); | |
1738 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val); | |
1739 | } else { | |
1740 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1); | |
1741 | val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK); | |
1742 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val); | |
1743 | } | |
1744 | ||
d752048d | 1745 | mutex_unlock(&dev_priv->dpio_lock); |
f6071166 JB |
1746 | } |
1747 | ||
e4607fcf CML |
1748 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
1749 | struct intel_digital_port *dport) | |
89b667f8 JB |
1750 | { |
1751 | u32 port_mask; | |
00fc31b7 | 1752 | int dpll_reg; |
89b667f8 | 1753 | |
e4607fcf CML |
1754 | switch (dport->port) { |
1755 | case PORT_B: | |
89b667f8 | 1756 | port_mask = DPLL_PORTB_READY_MASK; |
00fc31b7 | 1757 | dpll_reg = DPLL(0); |
e4607fcf CML |
1758 | break; |
1759 | case PORT_C: | |
89b667f8 | 1760 | port_mask = DPLL_PORTC_READY_MASK; |
00fc31b7 CML |
1761 | dpll_reg = DPLL(0); |
1762 | break; | |
1763 | case PORT_D: | |
1764 | port_mask = DPLL_PORTD_READY_MASK; | |
1765 | dpll_reg = DPIO_PHY_STATUS; | |
e4607fcf CML |
1766 | break; |
1767 | default: | |
1768 | BUG(); | |
1769 | } | |
89b667f8 | 1770 | |
00fc31b7 | 1771 | if (wait_for((I915_READ(dpll_reg) & port_mask) == 0, 1000)) |
89b667f8 | 1772 | WARN(1, "timed out waiting for port %c ready: 0x%08x\n", |
00fc31b7 | 1773 | port_name(dport->port), I915_READ(dpll_reg)); |
89b667f8 JB |
1774 | } |
1775 | ||
b14b1055 DV |
1776 | static void intel_prepare_shared_dpll(struct intel_crtc *crtc) |
1777 | { | |
1778 | struct drm_device *dev = crtc->base.dev; | |
1779 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1780 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); | |
1781 | ||
be19f0ff CW |
1782 | if (WARN_ON(pll == NULL)) |
1783 | return; | |
1784 | ||
3e369b76 | 1785 | WARN_ON(!pll->config.crtc_mask); |
b14b1055 DV |
1786 | if (pll->active == 0) { |
1787 | DRM_DEBUG_DRIVER("setting up %s\n", pll->name); | |
1788 | WARN_ON(pll->on); | |
1789 | assert_shared_dpll_disabled(dev_priv, pll); | |
1790 | ||
1791 | pll->mode_set(dev_priv, pll); | |
1792 | } | |
1793 | } | |
1794 | ||
92f2584a | 1795 | /** |
85b3894f | 1796 | * intel_enable_shared_dpll - enable PCH PLL |
92f2584a JB |
1797 | * @dev_priv: i915 private structure |
1798 | * @pipe: pipe PLL to enable | |
1799 | * | |
1800 | * The PCH PLL needs to be enabled before the PCH transcoder, since it | |
1801 | * drives the transcoder clock. | |
1802 | */ | |
85b3894f | 1803 | static void intel_enable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1804 | { |
3d13ef2e DL |
1805 | struct drm_device *dev = crtc->base.dev; |
1806 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1807 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
92f2584a | 1808 | |
87a875bb | 1809 | if (WARN_ON(pll == NULL)) |
48da64a8 CW |
1810 | return; |
1811 | ||
3e369b76 | 1812 | if (WARN_ON(pll->config.crtc_mask == 0)) |
48da64a8 | 1813 | return; |
ee7b9f93 | 1814 | |
74dd6928 | 1815 | DRM_DEBUG_KMS("enable %s (active %d, on? %d) for crtc %d\n", |
46edb027 | 1816 | pll->name, pll->active, pll->on, |
e2b78267 | 1817 | crtc->base.base.id); |
92f2584a | 1818 | |
cdbd2316 DV |
1819 | if (pll->active++) { |
1820 | WARN_ON(!pll->on); | |
e9d6944e | 1821 | assert_shared_dpll_enabled(dev_priv, pll); |
ee7b9f93 JB |
1822 | return; |
1823 | } | |
f4a091c7 | 1824 | WARN_ON(pll->on); |
ee7b9f93 | 1825 | |
bd2bb1b9 PZ |
1826 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); |
1827 | ||
46edb027 | 1828 | DRM_DEBUG_KMS("enabling %s\n", pll->name); |
e7b903d2 | 1829 | pll->enable(dev_priv, pll); |
ee7b9f93 | 1830 | pll->on = true; |
92f2584a JB |
1831 | } |
1832 | ||
f6daaec2 | 1833 | static void intel_disable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1834 | { |
3d13ef2e DL |
1835 | struct drm_device *dev = crtc->base.dev; |
1836 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1837 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
4c609cb8 | 1838 | |
92f2584a | 1839 | /* PCH only available on ILK+ */ |
3d13ef2e | 1840 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
87a875bb | 1841 | if (WARN_ON(pll == NULL)) |
ee7b9f93 | 1842 | return; |
92f2584a | 1843 | |
3e369b76 | 1844 | if (WARN_ON(pll->config.crtc_mask == 0)) |
48da64a8 | 1845 | return; |
7a419866 | 1846 | |
46edb027 DV |
1847 | DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n", |
1848 | pll->name, pll->active, pll->on, | |
e2b78267 | 1849 | crtc->base.base.id); |
7a419866 | 1850 | |
48da64a8 | 1851 | if (WARN_ON(pll->active == 0)) { |
e9d6944e | 1852 | assert_shared_dpll_disabled(dev_priv, pll); |
48da64a8 CW |
1853 | return; |
1854 | } | |
1855 | ||
e9d6944e | 1856 | assert_shared_dpll_enabled(dev_priv, pll); |
f4a091c7 | 1857 | WARN_ON(!pll->on); |
cdbd2316 | 1858 | if (--pll->active) |
7a419866 | 1859 | return; |
ee7b9f93 | 1860 | |
46edb027 | 1861 | DRM_DEBUG_KMS("disabling %s\n", pll->name); |
e7b903d2 | 1862 | pll->disable(dev_priv, pll); |
ee7b9f93 | 1863 | pll->on = false; |
bd2bb1b9 PZ |
1864 | |
1865 | intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS); | |
92f2584a JB |
1866 | } |
1867 | ||
b8a4f404 PZ |
1868 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1869 | enum pipe pipe) | |
040484af | 1870 | { |
23670b32 | 1871 | struct drm_device *dev = dev_priv->dev; |
7c26e5c6 | 1872 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
e2b78267 | 1873 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
23670b32 | 1874 | uint32_t reg, val, pipeconf_val; |
040484af JB |
1875 | |
1876 | /* PCH only available on ILK+ */ | |
55522f37 | 1877 | BUG_ON(!HAS_PCH_SPLIT(dev)); |
040484af JB |
1878 | |
1879 | /* Make sure PCH DPLL is enabled */ | |
e72f9fbf | 1880 | assert_shared_dpll_enabled(dev_priv, |
e9d6944e | 1881 | intel_crtc_to_shared_dpll(intel_crtc)); |
040484af JB |
1882 | |
1883 | /* FDI must be feeding us bits for PCH ports */ | |
1884 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1885 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1886 | ||
23670b32 DV |
1887 | if (HAS_PCH_CPT(dev)) { |
1888 | /* Workaround: Set the timing override bit before enabling the | |
1889 | * pch transcoder. */ | |
1890 | reg = TRANS_CHICKEN2(pipe); | |
1891 | val = I915_READ(reg); | |
1892 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1893 | I915_WRITE(reg, val); | |
59c859d6 | 1894 | } |
23670b32 | 1895 | |
ab9412ba | 1896 | reg = PCH_TRANSCONF(pipe); |
040484af | 1897 | val = I915_READ(reg); |
5f7f726d | 1898 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c JB |
1899 | |
1900 | if (HAS_PCH_IBX(dev_priv->dev)) { | |
1901 | /* | |
1902 | * make the BPC in transcoder be consistent with | |
1903 | * that in pipeconf reg. | |
1904 | */ | |
dfd07d72 DV |
1905 | val &= ~PIPECONF_BPC_MASK; |
1906 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 1907 | } |
5f7f726d PZ |
1908 | |
1909 | val &= ~TRANS_INTERLACE_MASK; | |
1910 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
7c26e5c6 | 1911 | if (HAS_PCH_IBX(dev_priv->dev) && |
409ee761 | 1912 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
7c26e5c6 PZ |
1913 | val |= TRANS_LEGACY_INTERLACED_ILK; |
1914 | else | |
1915 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
1916 | else |
1917 | val |= TRANS_PROGRESSIVE; | |
1918 | ||
040484af JB |
1919 | I915_WRITE(reg, val | TRANS_ENABLE); |
1920 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
4bb6f1f3 | 1921 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
1922 | } |
1923 | ||
8fb033d7 | 1924 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 1925 | enum transcoder cpu_transcoder) |
040484af | 1926 | { |
8fb033d7 | 1927 | u32 val, pipeconf_val; |
8fb033d7 PZ |
1928 | |
1929 | /* PCH only available on ILK+ */ | |
55522f37 | 1930 | BUG_ON(!HAS_PCH_SPLIT(dev_priv->dev)); |
8fb033d7 | 1931 | |
8fb033d7 | 1932 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 1933 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
937bb610 | 1934 | assert_fdi_rx_enabled(dev_priv, TRANSCODER_A); |
8fb033d7 | 1935 | |
223a6fdf PZ |
1936 | /* Workaround: set timing override bit. */ |
1937 | val = I915_READ(_TRANSA_CHICKEN2); | |
23670b32 | 1938 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
223a6fdf PZ |
1939 | I915_WRITE(_TRANSA_CHICKEN2, val); |
1940 | ||
25f3ef11 | 1941 | val = TRANS_ENABLE; |
937bb610 | 1942 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 1943 | |
9a76b1c6 PZ |
1944 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
1945 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 1946 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
1947 | else |
1948 | val |= TRANS_PROGRESSIVE; | |
1949 | ||
ab9412ba DV |
1950 | I915_WRITE(LPT_TRANSCONF, val); |
1951 | if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100)) | |
937bb610 | 1952 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
1953 | } |
1954 | ||
b8a4f404 PZ |
1955 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
1956 | enum pipe pipe) | |
040484af | 1957 | { |
23670b32 DV |
1958 | struct drm_device *dev = dev_priv->dev; |
1959 | uint32_t reg, val; | |
040484af JB |
1960 | |
1961 | /* FDI relies on the transcoder */ | |
1962 | assert_fdi_tx_disabled(dev_priv, pipe); | |
1963 | assert_fdi_rx_disabled(dev_priv, pipe); | |
1964 | ||
291906f1 JB |
1965 | /* Ports must be off as well */ |
1966 | assert_pch_ports_disabled(dev_priv, pipe); | |
1967 | ||
ab9412ba | 1968 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
1969 | val = I915_READ(reg); |
1970 | val &= ~TRANS_ENABLE; | |
1971 | I915_WRITE(reg, val); | |
1972 | /* wait for PCH transcoder off, transcoder state */ | |
1973 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4bb6f1f3 | 1974 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 DV |
1975 | |
1976 | if (!HAS_PCH_IBX(dev)) { | |
1977 | /* Workaround: Clear the timing override chicken bit again. */ | |
1978 | reg = TRANS_CHICKEN2(pipe); | |
1979 | val = I915_READ(reg); | |
1980 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1981 | I915_WRITE(reg, val); | |
1982 | } | |
040484af JB |
1983 | } |
1984 | ||
ab4d966c | 1985 | static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 1986 | { |
8fb033d7 PZ |
1987 | u32 val; |
1988 | ||
ab9412ba | 1989 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 1990 | val &= ~TRANS_ENABLE; |
ab9412ba | 1991 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 1992 | /* wait for PCH transcoder off, transcoder state */ |
ab9412ba | 1993 | if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50)) |
8a52fd9f | 1994 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
1995 | |
1996 | /* Workaround: clear timing override bit. */ | |
1997 | val = I915_READ(_TRANSA_CHICKEN2); | |
23670b32 | 1998 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
223a6fdf | 1999 | I915_WRITE(_TRANSA_CHICKEN2, val); |
040484af JB |
2000 | } |
2001 | ||
b24e7179 | 2002 | /** |
309cfea8 | 2003 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 2004 | * @crtc: crtc responsible for the pipe |
b24e7179 | 2005 | * |
0372264a | 2006 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 2007 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 2008 | */ |
e1fdc473 | 2009 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2010 | { |
0372264a PZ |
2011 | struct drm_device *dev = crtc->base.dev; |
2012 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2013 | enum pipe pipe = crtc->pipe; | |
702e7a56 PZ |
2014 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
2015 | pipe); | |
1a240d4d | 2016 | enum pipe pch_transcoder; |
b24e7179 JB |
2017 | int reg; |
2018 | u32 val; | |
2019 | ||
58c6eaa2 | 2020 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 2021 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
2022 | assert_sprites_disabled(dev_priv, pipe); |
2023 | ||
681e5811 | 2024 | if (HAS_PCH_LPT(dev_priv->dev)) |
cc391bbb PZ |
2025 | pch_transcoder = TRANSCODER_A; |
2026 | else | |
2027 | pch_transcoder = pipe; | |
2028 | ||
b24e7179 JB |
2029 | /* |
2030 | * A pipe without a PLL won't actually be able to drive bits from | |
2031 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
2032 | * need the check. | |
2033 | */ | |
2034 | if (!HAS_PCH_SPLIT(dev_priv->dev)) | |
409ee761 | 2035 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) |
23538ef1 JN |
2036 | assert_dsi_pll_enabled(dev_priv); |
2037 | else | |
2038 | assert_pll_enabled(dev_priv, pipe); | |
040484af | 2039 | else { |
6e3c9717 | 2040 | if (crtc->config->has_pch_encoder) { |
040484af | 2041 | /* if driving the PCH, we need FDI enabled */ |
cc391bbb | 2042 | assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder); |
1a240d4d DV |
2043 | assert_fdi_tx_pll_enabled(dev_priv, |
2044 | (enum pipe) cpu_transcoder); | |
040484af JB |
2045 | } |
2046 | /* FIXME: assert CPU port conditions for SNB+ */ | |
2047 | } | |
b24e7179 | 2048 | |
702e7a56 | 2049 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2050 | val = I915_READ(reg); |
7ad25d48 | 2051 | if (val & PIPECONF_ENABLE) { |
b6b5d049 VS |
2052 | WARN_ON(!((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
2053 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))); | |
00d70b15 | 2054 | return; |
7ad25d48 | 2055 | } |
00d70b15 CW |
2056 | |
2057 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 2058 | POSTING_READ(reg); |
b24e7179 JB |
2059 | } |
2060 | ||
2061 | /** | |
309cfea8 | 2062 | * intel_disable_pipe - disable a pipe, asserting requirements |
575f7ab7 | 2063 | * @crtc: crtc whose pipes is to be disabled |
b24e7179 | 2064 | * |
575f7ab7 VS |
2065 | * Disable the pipe of @crtc, making sure that various hardware |
2066 | * specific requirements are met, if applicable, e.g. plane | |
2067 | * disabled, panel fitter off, etc. | |
b24e7179 JB |
2068 | * |
2069 | * Will wait until the pipe has shut down before returning. | |
2070 | */ | |
575f7ab7 | 2071 | static void intel_disable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2072 | { |
575f7ab7 | 2073 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
6e3c9717 | 2074 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 2075 | enum pipe pipe = crtc->pipe; |
b24e7179 JB |
2076 | int reg; |
2077 | u32 val; | |
2078 | ||
2079 | /* | |
2080 | * Make sure planes won't keep trying to pump pixels to us, | |
2081 | * or we might hang the display. | |
2082 | */ | |
2083 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 2084 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 2085 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 | 2086 | |
702e7a56 | 2087 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2088 | val = I915_READ(reg); |
00d70b15 CW |
2089 | if ((val & PIPECONF_ENABLE) == 0) |
2090 | return; | |
2091 | ||
67adc644 VS |
2092 | /* |
2093 | * Double wide has implications for planes | |
2094 | * so best keep it disabled when not needed. | |
2095 | */ | |
6e3c9717 | 2096 | if (crtc->config->double_wide) |
67adc644 VS |
2097 | val &= ~PIPECONF_DOUBLE_WIDE; |
2098 | ||
2099 | /* Don't disable pipe or pipe PLLs if needed */ | |
b6b5d049 VS |
2100 | if (!(pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) && |
2101 | !(pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
67adc644 VS |
2102 | val &= ~PIPECONF_ENABLE; |
2103 | ||
2104 | I915_WRITE(reg, val); | |
2105 | if ((val & PIPECONF_ENABLE) == 0) | |
2106 | intel_wait_for_pipe_off(crtc); | |
b24e7179 JB |
2107 | } |
2108 | ||
d74362c9 KP |
2109 | /* |
2110 | * Plane regs are double buffered, going from enabled->disabled needs a | |
2111 | * trigger in order to latch. The display address reg provides this. | |
2112 | */ | |
1dba99f4 VS |
2113 | void intel_flush_primary_plane(struct drm_i915_private *dev_priv, |
2114 | enum plane plane) | |
d74362c9 | 2115 | { |
3d13ef2e DL |
2116 | struct drm_device *dev = dev_priv->dev; |
2117 | u32 reg = INTEL_INFO(dev)->gen >= 4 ? DSPSURF(plane) : DSPADDR(plane); | |
1dba99f4 VS |
2118 | |
2119 | I915_WRITE(reg, I915_READ(reg)); | |
2120 | POSTING_READ(reg); | |
d74362c9 KP |
2121 | } |
2122 | ||
b24e7179 | 2123 | /** |
262ca2b0 | 2124 | * intel_enable_primary_hw_plane - enable the primary plane on a given pipe |
fdd508a6 VS |
2125 | * @plane: plane to be enabled |
2126 | * @crtc: crtc for the plane | |
b24e7179 | 2127 | * |
fdd508a6 | 2128 | * Enable @plane on @crtc, making sure that the pipe is running first. |
b24e7179 | 2129 | */ |
fdd508a6 VS |
2130 | static void intel_enable_primary_hw_plane(struct drm_plane *plane, |
2131 | struct drm_crtc *crtc) | |
b24e7179 | 2132 | { |
fdd508a6 VS |
2133 | struct drm_device *dev = plane->dev; |
2134 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2135 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b24e7179 JB |
2136 | |
2137 | /* If the pipe isn't enabled, we can't pump pixels and may hang */ | |
fdd508a6 | 2138 | assert_pipe_enabled(dev_priv, intel_crtc->pipe); |
b24e7179 | 2139 | |
98ec7739 VS |
2140 | if (intel_crtc->primary_enabled) |
2141 | return; | |
0037f71c | 2142 | |
4c445e0e | 2143 | intel_crtc->primary_enabled = true; |
939c2fe8 | 2144 | |
fdd508a6 VS |
2145 | dev_priv->display.update_primary_plane(crtc, plane->fb, |
2146 | crtc->x, crtc->y); | |
33c3b0d1 VS |
2147 | |
2148 | /* | |
2149 | * BDW signals flip done immediately if the plane | |
2150 | * is disabled, even if the plane enable is already | |
2151 | * armed to occur at the next vblank :( | |
2152 | */ | |
2153 | if (IS_BROADWELL(dev)) | |
2154 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
b24e7179 JB |
2155 | } |
2156 | ||
b24e7179 | 2157 | /** |
262ca2b0 | 2158 | * intel_disable_primary_hw_plane - disable the primary hardware plane |
fdd508a6 VS |
2159 | * @plane: plane to be disabled |
2160 | * @crtc: crtc for the plane | |
b24e7179 | 2161 | * |
fdd508a6 | 2162 | * Disable @plane on @crtc, making sure that the pipe is running first. |
b24e7179 | 2163 | */ |
fdd508a6 VS |
2164 | static void intel_disable_primary_hw_plane(struct drm_plane *plane, |
2165 | struct drm_crtc *crtc) | |
b24e7179 | 2166 | { |
fdd508a6 VS |
2167 | struct drm_device *dev = plane->dev; |
2168 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2169 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2170 | ||
32b7eeec MR |
2171 | if (WARN_ON(!intel_crtc->active)) |
2172 | return; | |
b24e7179 | 2173 | |
98ec7739 VS |
2174 | if (!intel_crtc->primary_enabled) |
2175 | return; | |
0037f71c | 2176 | |
4c445e0e | 2177 | intel_crtc->primary_enabled = false; |
939c2fe8 | 2178 | |
fdd508a6 VS |
2179 | dev_priv->display.update_primary_plane(crtc, plane->fb, |
2180 | crtc->x, crtc->y); | |
b24e7179 JB |
2181 | } |
2182 | ||
693db184 CW |
2183 | static bool need_vtd_wa(struct drm_device *dev) |
2184 | { | |
2185 | #ifdef CONFIG_INTEL_IOMMU | |
2186 | if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped) | |
2187 | return true; | |
2188 | #endif | |
2189 | return false; | |
2190 | } | |
2191 | ||
ec2c981e | 2192 | int |
091df6cb DV |
2193 | intel_fb_align_height(struct drm_device *dev, int height, |
2194 | uint32_t pixel_format, | |
2195 | uint64_t fb_format_modifier) | |
a57ce0b2 JB |
2196 | { |
2197 | int tile_height; | |
b5d0e9bf | 2198 | uint32_t bits_per_pixel; |
a57ce0b2 | 2199 | |
b5d0e9bf DL |
2200 | switch (fb_format_modifier) { |
2201 | case DRM_FORMAT_MOD_NONE: | |
2202 | tile_height = 1; | |
2203 | break; | |
2204 | case I915_FORMAT_MOD_X_TILED: | |
2205 | tile_height = IS_GEN2(dev) ? 16 : 8; | |
2206 | break; | |
2207 | case I915_FORMAT_MOD_Y_TILED: | |
2208 | tile_height = 32; | |
2209 | break; | |
2210 | case I915_FORMAT_MOD_Yf_TILED: | |
2211 | bits_per_pixel = drm_format_plane_cpp(pixel_format, 0) * 8; | |
2212 | switch (bits_per_pixel) { | |
2213 | default: | |
2214 | case 8: | |
2215 | tile_height = 64; | |
2216 | break; | |
2217 | case 16: | |
2218 | case 32: | |
2219 | tile_height = 32; | |
2220 | break; | |
2221 | case 64: | |
2222 | tile_height = 16; | |
2223 | break; | |
2224 | case 128: | |
2225 | WARN_ONCE(1, | |
2226 | "128-bit pixels are not supported for display!"); | |
2227 | tile_height = 16; | |
2228 | break; | |
2229 | } | |
2230 | break; | |
2231 | default: | |
2232 | MISSING_CASE(fb_format_modifier); | |
2233 | tile_height = 1; | |
2234 | break; | |
2235 | } | |
091df6cb | 2236 | |
a57ce0b2 JB |
2237 | return ALIGN(height, tile_height); |
2238 | } | |
2239 | ||
127bd2ac | 2240 | int |
850c4cdc TU |
2241 | intel_pin_and_fence_fb_obj(struct drm_plane *plane, |
2242 | struct drm_framebuffer *fb, | |
a4872ba6 | 2243 | struct intel_engine_cs *pipelined) |
6b95a207 | 2244 | { |
850c4cdc | 2245 | struct drm_device *dev = fb->dev; |
ce453d81 | 2246 | struct drm_i915_private *dev_priv = dev->dev_private; |
850c4cdc | 2247 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
6b95a207 KH |
2248 | u32 alignment; |
2249 | int ret; | |
2250 | ||
ebcdd39e MR |
2251 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
2252 | ||
7b911adc TU |
2253 | switch (fb->modifier[0]) { |
2254 | case DRM_FORMAT_MOD_NONE: | |
1fada4cc DL |
2255 | if (INTEL_INFO(dev)->gen >= 9) |
2256 | alignment = 256 * 1024; | |
2257 | else if (IS_BROADWATER(dev) || IS_CRESTLINE(dev)) | |
534843da | 2258 | alignment = 128 * 1024; |
a6c45cf0 | 2259 | else if (INTEL_INFO(dev)->gen >= 4) |
534843da CW |
2260 | alignment = 4 * 1024; |
2261 | else | |
2262 | alignment = 64 * 1024; | |
6b95a207 | 2263 | break; |
7b911adc | 2264 | case I915_FORMAT_MOD_X_TILED: |
1fada4cc DL |
2265 | if (INTEL_INFO(dev)->gen >= 9) |
2266 | alignment = 256 * 1024; | |
2267 | else { | |
2268 | /* pin() will align the object as required by fence */ | |
2269 | alignment = 0; | |
2270 | } | |
6b95a207 | 2271 | break; |
7b911adc | 2272 | case I915_FORMAT_MOD_Y_TILED: |
1327b9a1 DL |
2273 | case I915_FORMAT_MOD_Yf_TILED: |
2274 | if (WARN_ONCE(INTEL_INFO(dev)->gen < 9, | |
2275 | "Y tiling bo slipped through, driver bug!\n")) | |
2276 | return -EINVAL; | |
2277 | alignment = 1 * 1024 * 1024; | |
2278 | break; | |
6b95a207 | 2279 | default: |
7b911adc TU |
2280 | MISSING_CASE(fb->modifier[0]); |
2281 | return -EINVAL; | |
6b95a207 KH |
2282 | } |
2283 | ||
693db184 CW |
2284 | /* Note that the w/a also requires 64 PTE of padding following the |
2285 | * bo. We currently fill all unused PTE with the shadow page and so | |
2286 | * we should always have valid PTE following the scanout preventing | |
2287 | * the VT-d warning. | |
2288 | */ | |
2289 | if (need_vtd_wa(dev) && alignment < 256 * 1024) | |
2290 | alignment = 256 * 1024; | |
2291 | ||
d6dd6843 PZ |
2292 | /* |
2293 | * Global gtt pte registers are special registers which actually forward | |
2294 | * writes to a chunk of system memory. Which means that there is no risk | |
2295 | * that the register values disappear as soon as we call | |
2296 | * intel_runtime_pm_put(), so it is correct to wrap only the | |
2297 | * pin/unpin/fence and not more. | |
2298 | */ | |
2299 | intel_runtime_pm_get(dev_priv); | |
2300 | ||
ce453d81 | 2301 | dev_priv->mm.interruptible = false; |
2da3b9b9 | 2302 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined); |
48b956c5 | 2303 | if (ret) |
ce453d81 | 2304 | goto err_interruptible; |
6b95a207 KH |
2305 | |
2306 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
2307 | * fence, whereas 965+ only requires a fence if using | |
2308 | * framebuffer compression. For simplicity, we always install | |
2309 | * a fence as the cost is not that onerous. | |
2310 | */ | |
06d98131 | 2311 | ret = i915_gem_object_get_fence(obj); |
9a5a53b3 CW |
2312 | if (ret) |
2313 | goto err_unpin; | |
1690e1eb | 2314 | |
9a5a53b3 | 2315 | i915_gem_object_pin_fence(obj); |
6b95a207 | 2316 | |
ce453d81 | 2317 | dev_priv->mm.interruptible = true; |
d6dd6843 | 2318 | intel_runtime_pm_put(dev_priv); |
6b95a207 | 2319 | return 0; |
48b956c5 CW |
2320 | |
2321 | err_unpin: | |
cc98b413 | 2322 | i915_gem_object_unpin_from_display_plane(obj); |
ce453d81 CW |
2323 | err_interruptible: |
2324 | dev_priv->mm.interruptible = true; | |
d6dd6843 | 2325 | intel_runtime_pm_put(dev_priv); |
48b956c5 | 2326 | return ret; |
6b95a207 KH |
2327 | } |
2328 | ||
f63bdb5f | 2329 | static void intel_unpin_fb_obj(struct drm_i915_gem_object *obj) |
1690e1eb | 2330 | { |
ebcdd39e MR |
2331 | WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex)); |
2332 | ||
1690e1eb | 2333 | i915_gem_object_unpin_fence(obj); |
cc98b413 | 2334 | i915_gem_object_unpin_from_display_plane(obj); |
1690e1eb CW |
2335 | } |
2336 | ||
c2c75131 DV |
2337 | /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel |
2338 | * is assumed to be a power-of-two. */ | |
bc752862 CW |
2339 | unsigned long intel_gen4_compute_page_offset(int *x, int *y, |
2340 | unsigned int tiling_mode, | |
2341 | unsigned int cpp, | |
2342 | unsigned int pitch) | |
c2c75131 | 2343 | { |
bc752862 CW |
2344 | if (tiling_mode != I915_TILING_NONE) { |
2345 | unsigned int tile_rows, tiles; | |
c2c75131 | 2346 | |
bc752862 CW |
2347 | tile_rows = *y / 8; |
2348 | *y %= 8; | |
c2c75131 | 2349 | |
bc752862 CW |
2350 | tiles = *x / (512/cpp); |
2351 | *x %= 512/cpp; | |
2352 | ||
2353 | return tile_rows * pitch * 8 + tiles * 4096; | |
2354 | } else { | |
2355 | unsigned int offset; | |
2356 | ||
2357 | offset = *y * pitch + *x * cpp; | |
2358 | *y = 0; | |
2359 | *x = (offset & 4095) / cpp; | |
2360 | return offset & -4096; | |
2361 | } | |
c2c75131 DV |
2362 | } |
2363 | ||
b35d63fa | 2364 | static int i9xx_format_to_fourcc(int format) |
46f297fb JB |
2365 | { |
2366 | switch (format) { | |
2367 | case DISPPLANE_8BPP: | |
2368 | return DRM_FORMAT_C8; | |
2369 | case DISPPLANE_BGRX555: | |
2370 | return DRM_FORMAT_XRGB1555; | |
2371 | case DISPPLANE_BGRX565: | |
2372 | return DRM_FORMAT_RGB565; | |
2373 | default: | |
2374 | case DISPPLANE_BGRX888: | |
2375 | return DRM_FORMAT_XRGB8888; | |
2376 | case DISPPLANE_RGBX888: | |
2377 | return DRM_FORMAT_XBGR8888; | |
2378 | case DISPPLANE_BGRX101010: | |
2379 | return DRM_FORMAT_XRGB2101010; | |
2380 | case DISPPLANE_RGBX101010: | |
2381 | return DRM_FORMAT_XBGR2101010; | |
2382 | } | |
2383 | } | |
2384 | ||
bc8d7dff DL |
2385 | static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha) |
2386 | { | |
2387 | switch (format) { | |
2388 | case PLANE_CTL_FORMAT_RGB_565: | |
2389 | return DRM_FORMAT_RGB565; | |
2390 | default: | |
2391 | case PLANE_CTL_FORMAT_XRGB_8888: | |
2392 | if (rgb_order) { | |
2393 | if (alpha) | |
2394 | return DRM_FORMAT_ABGR8888; | |
2395 | else | |
2396 | return DRM_FORMAT_XBGR8888; | |
2397 | } else { | |
2398 | if (alpha) | |
2399 | return DRM_FORMAT_ARGB8888; | |
2400 | else | |
2401 | return DRM_FORMAT_XRGB8888; | |
2402 | } | |
2403 | case PLANE_CTL_FORMAT_XRGB_2101010: | |
2404 | if (rgb_order) | |
2405 | return DRM_FORMAT_XBGR2101010; | |
2406 | else | |
2407 | return DRM_FORMAT_XRGB2101010; | |
2408 | } | |
2409 | } | |
2410 | ||
5724dbd1 DL |
2411 | static bool |
2412 | intel_alloc_plane_obj(struct intel_crtc *crtc, | |
2413 | struct intel_initial_plane_config *plane_config) | |
46f297fb JB |
2414 | { |
2415 | struct drm_device *dev = crtc->base.dev; | |
2416 | struct drm_i915_gem_object *obj = NULL; | |
2417 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; | |
2d14030b | 2418 | struct drm_framebuffer *fb = &plane_config->fb->base; |
f37b5c2b DV |
2419 | u32 base_aligned = round_down(plane_config->base, PAGE_SIZE); |
2420 | u32 size_aligned = round_up(plane_config->base + plane_config->size, | |
2421 | PAGE_SIZE); | |
2422 | ||
2423 | size_aligned -= base_aligned; | |
46f297fb | 2424 | |
ff2652ea CW |
2425 | if (plane_config->size == 0) |
2426 | return false; | |
2427 | ||
f37b5c2b DV |
2428 | obj = i915_gem_object_create_stolen_for_preallocated(dev, |
2429 | base_aligned, | |
2430 | base_aligned, | |
2431 | size_aligned); | |
46f297fb | 2432 | if (!obj) |
484b41dd | 2433 | return false; |
46f297fb | 2434 | |
49af449b DL |
2435 | obj->tiling_mode = plane_config->tiling; |
2436 | if (obj->tiling_mode == I915_TILING_X) | |
6bf129df | 2437 | obj->stride = fb->pitches[0]; |
46f297fb | 2438 | |
6bf129df DL |
2439 | mode_cmd.pixel_format = fb->pixel_format; |
2440 | mode_cmd.width = fb->width; | |
2441 | mode_cmd.height = fb->height; | |
2442 | mode_cmd.pitches[0] = fb->pitches[0]; | |
18c5247e DV |
2443 | mode_cmd.modifier[0] = fb->modifier[0]; |
2444 | mode_cmd.flags = DRM_MODE_FB_MODIFIERS; | |
46f297fb JB |
2445 | |
2446 | mutex_lock(&dev->struct_mutex); | |
2447 | ||
6bf129df | 2448 | if (intel_framebuffer_init(dev, to_intel_framebuffer(fb), |
484b41dd | 2449 | &mode_cmd, obj)) { |
46f297fb JB |
2450 | DRM_DEBUG_KMS("intel fb init failed\n"); |
2451 | goto out_unref_obj; | |
2452 | } | |
2453 | ||
a071fa00 | 2454 | obj->frontbuffer_bits = INTEL_FRONTBUFFER_PRIMARY(crtc->pipe); |
46f297fb | 2455 | mutex_unlock(&dev->struct_mutex); |
484b41dd JB |
2456 | |
2457 | DRM_DEBUG_KMS("plane fb obj %p\n", obj); | |
2458 | return true; | |
46f297fb JB |
2459 | |
2460 | out_unref_obj: | |
2461 | drm_gem_object_unreference(&obj->base); | |
2462 | mutex_unlock(&dev->struct_mutex); | |
484b41dd JB |
2463 | return false; |
2464 | } | |
2465 | ||
afd65eb4 MR |
2466 | /* Update plane->state->fb to match plane->fb after driver-internal updates */ |
2467 | static void | |
2468 | update_state_fb(struct drm_plane *plane) | |
2469 | { | |
2470 | if (plane->fb == plane->state->fb) | |
2471 | return; | |
2472 | ||
2473 | if (plane->state->fb) | |
2474 | drm_framebuffer_unreference(plane->state->fb); | |
2475 | plane->state->fb = plane->fb; | |
2476 | if (plane->state->fb) | |
2477 | drm_framebuffer_reference(plane->state->fb); | |
2478 | } | |
2479 | ||
5724dbd1 DL |
2480 | static void |
2481 | intel_find_plane_obj(struct intel_crtc *intel_crtc, | |
2482 | struct intel_initial_plane_config *plane_config) | |
484b41dd JB |
2483 | { |
2484 | struct drm_device *dev = intel_crtc->base.dev; | |
d9ceb816 | 2485 | struct drm_i915_private *dev_priv = dev->dev_private; |
484b41dd JB |
2486 | struct drm_crtc *c; |
2487 | struct intel_crtc *i; | |
2ff8fde1 | 2488 | struct drm_i915_gem_object *obj; |
484b41dd | 2489 | |
2d14030b | 2490 | if (!plane_config->fb) |
484b41dd JB |
2491 | return; |
2492 | ||
f55548b5 | 2493 | if (intel_alloc_plane_obj(intel_crtc, plane_config)) { |
fb9981aa DL |
2494 | struct drm_plane *primary = intel_crtc->base.primary; |
2495 | ||
2496 | primary->fb = &plane_config->fb->base; | |
2497 | primary->state->crtc = &intel_crtc->base; | |
2498 | update_state_fb(primary); | |
2499 | ||
484b41dd | 2500 | return; |
f55548b5 | 2501 | } |
484b41dd | 2502 | |
2d14030b | 2503 | kfree(plane_config->fb); |
484b41dd JB |
2504 | |
2505 | /* | |
2506 | * Failed to alloc the obj, check to see if we should share | |
2507 | * an fb with another CRTC instead | |
2508 | */ | |
70e1e0ec | 2509 | for_each_crtc(dev, c) { |
484b41dd JB |
2510 | i = to_intel_crtc(c); |
2511 | ||
2512 | if (c == &intel_crtc->base) | |
2513 | continue; | |
2514 | ||
2ff8fde1 MR |
2515 | if (!i->active) |
2516 | continue; | |
2517 | ||
2518 | obj = intel_fb_obj(c->primary->fb); | |
2519 | if (obj == NULL) | |
484b41dd JB |
2520 | continue; |
2521 | ||
2ff8fde1 | 2522 | if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) { |
fb9981aa DL |
2523 | struct drm_plane *primary = intel_crtc->base.primary; |
2524 | ||
d9ceb816 JB |
2525 | if (obj->tiling_mode != I915_TILING_NONE) |
2526 | dev_priv->preserve_bios_swizzle = true; | |
2527 | ||
66e514c1 | 2528 | drm_framebuffer_reference(c->primary->fb); |
fb9981aa DL |
2529 | primary->fb = c->primary->fb; |
2530 | primary->state->crtc = &intel_crtc->base; | |
5ba76c41 | 2531 | update_state_fb(intel_crtc->base.primary); |
2ff8fde1 | 2532 | obj->frontbuffer_bits |= INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe); |
484b41dd JB |
2533 | break; |
2534 | } | |
2535 | } | |
afd65eb4 | 2536 | |
46f297fb JB |
2537 | } |
2538 | ||
29b9bde6 DV |
2539 | static void i9xx_update_primary_plane(struct drm_crtc *crtc, |
2540 | struct drm_framebuffer *fb, | |
2541 | int x, int y) | |
81255565 JB |
2542 | { |
2543 | struct drm_device *dev = crtc->dev; | |
2544 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2545 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
c9ba6fad | 2546 | struct drm_i915_gem_object *obj; |
81255565 | 2547 | int plane = intel_crtc->plane; |
e506a0c6 | 2548 | unsigned long linear_offset; |
81255565 | 2549 | u32 dspcntr; |
f45651ba | 2550 | u32 reg = DSPCNTR(plane); |
48404c1e | 2551 | int pixel_size; |
f45651ba | 2552 | |
fdd508a6 VS |
2553 | if (!intel_crtc->primary_enabled) { |
2554 | I915_WRITE(reg, 0); | |
2555 | if (INTEL_INFO(dev)->gen >= 4) | |
2556 | I915_WRITE(DSPSURF(plane), 0); | |
2557 | else | |
2558 | I915_WRITE(DSPADDR(plane), 0); | |
2559 | POSTING_READ(reg); | |
2560 | return; | |
2561 | } | |
2562 | ||
c9ba6fad VS |
2563 | obj = intel_fb_obj(fb); |
2564 | if (WARN_ON(obj == NULL)) | |
2565 | return; | |
2566 | ||
2567 | pixel_size = drm_format_plane_cpp(fb->pixel_format, 0); | |
2568 | ||
f45651ba VS |
2569 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2570 | ||
fdd508a6 | 2571 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2572 | |
2573 | if (INTEL_INFO(dev)->gen < 4) { | |
2574 | if (intel_crtc->pipe == PIPE_B) | |
2575 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
2576 | ||
2577 | /* pipesrc and dspsize control the size that is scaled from, | |
2578 | * which should always be the user's requested size. | |
2579 | */ | |
2580 | I915_WRITE(DSPSIZE(plane), | |
6e3c9717 ACO |
2581 | ((intel_crtc->config->pipe_src_h - 1) << 16) | |
2582 | (intel_crtc->config->pipe_src_w - 1)); | |
f45651ba | 2583 | I915_WRITE(DSPPOS(plane), 0); |
c14b0485 VS |
2584 | } else if (IS_CHERRYVIEW(dev) && plane == PLANE_B) { |
2585 | I915_WRITE(PRIMSIZE(plane), | |
6e3c9717 ACO |
2586 | ((intel_crtc->config->pipe_src_h - 1) << 16) | |
2587 | (intel_crtc->config->pipe_src_w - 1)); | |
c14b0485 VS |
2588 | I915_WRITE(PRIMPOS(plane), 0); |
2589 | I915_WRITE(PRIMCNSTALPHA(plane), 0); | |
f45651ba | 2590 | } |
81255565 | 2591 | |
57779d06 VS |
2592 | switch (fb->pixel_format) { |
2593 | case DRM_FORMAT_C8: | |
81255565 JB |
2594 | dspcntr |= DISPPLANE_8BPP; |
2595 | break; | |
57779d06 VS |
2596 | case DRM_FORMAT_XRGB1555: |
2597 | case DRM_FORMAT_ARGB1555: | |
2598 | dspcntr |= DISPPLANE_BGRX555; | |
81255565 | 2599 | break; |
57779d06 VS |
2600 | case DRM_FORMAT_RGB565: |
2601 | dspcntr |= DISPPLANE_BGRX565; | |
2602 | break; | |
2603 | case DRM_FORMAT_XRGB8888: | |
2604 | case DRM_FORMAT_ARGB8888: | |
2605 | dspcntr |= DISPPLANE_BGRX888; | |
2606 | break; | |
2607 | case DRM_FORMAT_XBGR8888: | |
2608 | case DRM_FORMAT_ABGR8888: | |
2609 | dspcntr |= DISPPLANE_RGBX888; | |
2610 | break; | |
2611 | case DRM_FORMAT_XRGB2101010: | |
2612 | case DRM_FORMAT_ARGB2101010: | |
2613 | dspcntr |= DISPPLANE_BGRX101010; | |
2614 | break; | |
2615 | case DRM_FORMAT_XBGR2101010: | |
2616 | case DRM_FORMAT_ABGR2101010: | |
2617 | dspcntr |= DISPPLANE_RGBX101010; | |
81255565 JB |
2618 | break; |
2619 | default: | |
baba133a | 2620 | BUG(); |
81255565 | 2621 | } |
57779d06 | 2622 | |
f45651ba VS |
2623 | if (INTEL_INFO(dev)->gen >= 4 && |
2624 | obj->tiling_mode != I915_TILING_NONE) | |
2625 | dspcntr |= DISPPLANE_TILED; | |
81255565 | 2626 | |
de1aa629 VS |
2627 | if (IS_G4X(dev)) |
2628 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
2629 | ||
b9897127 | 2630 | linear_offset = y * fb->pitches[0] + x * pixel_size; |
81255565 | 2631 | |
c2c75131 DV |
2632 | if (INTEL_INFO(dev)->gen >= 4) { |
2633 | intel_crtc->dspaddr_offset = | |
bc752862 | 2634 | intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode, |
b9897127 | 2635 | pixel_size, |
bc752862 | 2636 | fb->pitches[0]); |
c2c75131 DV |
2637 | linear_offset -= intel_crtc->dspaddr_offset; |
2638 | } else { | |
e506a0c6 | 2639 | intel_crtc->dspaddr_offset = linear_offset; |
c2c75131 | 2640 | } |
e506a0c6 | 2641 | |
8e7d688b | 2642 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2643 | dspcntr |= DISPPLANE_ROTATE_180; |
2644 | ||
6e3c9717 ACO |
2645 | x += (intel_crtc->config->pipe_src_w - 1); |
2646 | y += (intel_crtc->config->pipe_src_h - 1); | |
48404c1e SJ |
2647 | |
2648 | /* Finding the last pixel of the last line of the display | |
2649 | data and adding to linear_offset*/ | |
2650 | linear_offset += | |
6e3c9717 ACO |
2651 | (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] + |
2652 | (intel_crtc->config->pipe_src_w - 1) * pixel_size; | |
48404c1e SJ |
2653 | } |
2654 | ||
2655 | I915_WRITE(reg, dspcntr); | |
2656 | ||
f343c5f6 BW |
2657 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
2658 | i915_gem_obj_ggtt_offset(obj), linear_offset, x, y, | |
2659 | fb->pitches[0]); | |
01f2c773 | 2660 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
a6c45cf0 | 2661 | if (INTEL_INFO(dev)->gen >= 4) { |
85ba7b7d DV |
2662 | I915_WRITE(DSPSURF(plane), |
2663 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
5eddb70b | 2664 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
e506a0c6 | 2665 | I915_WRITE(DSPLINOFF(plane), linear_offset); |
5eddb70b | 2666 | } else |
f343c5f6 | 2667 | I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset); |
5eddb70b | 2668 | POSTING_READ(reg); |
17638cd6 JB |
2669 | } |
2670 | ||
29b9bde6 DV |
2671 | static void ironlake_update_primary_plane(struct drm_crtc *crtc, |
2672 | struct drm_framebuffer *fb, | |
2673 | int x, int y) | |
17638cd6 JB |
2674 | { |
2675 | struct drm_device *dev = crtc->dev; | |
2676 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2677 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
c9ba6fad | 2678 | struct drm_i915_gem_object *obj; |
17638cd6 | 2679 | int plane = intel_crtc->plane; |
e506a0c6 | 2680 | unsigned long linear_offset; |
17638cd6 | 2681 | u32 dspcntr; |
f45651ba | 2682 | u32 reg = DSPCNTR(plane); |
48404c1e | 2683 | int pixel_size; |
f45651ba | 2684 | |
fdd508a6 VS |
2685 | if (!intel_crtc->primary_enabled) { |
2686 | I915_WRITE(reg, 0); | |
2687 | I915_WRITE(DSPSURF(plane), 0); | |
2688 | POSTING_READ(reg); | |
2689 | return; | |
2690 | } | |
2691 | ||
c9ba6fad VS |
2692 | obj = intel_fb_obj(fb); |
2693 | if (WARN_ON(obj == NULL)) | |
2694 | return; | |
2695 | ||
2696 | pixel_size = drm_format_plane_cpp(fb->pixel_format, 0); | |
2697 | ||
f45651ba VS |
2698 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2699 | ||
fdd508a6 | 2700 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2701 | |
2702 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
2703 | dspcntr |= DISPPLANE_PIPE_CSC_ENABLE; | |
17638cd6 | 2704 | |
57779d06 VS |
2705 | switch (fb->pixel_format) { |
2706 | case DRM_FORMAT_C8: | |
17638cd6 JB |
2707 | dspcntr |= DISPPLANE_8BPP; |
2708 | break; | |
57779d06 VS |
2709 | case DRM_FORMAT_RGB565: |
2710 | dspcntr |= DISPPLANE_BGRX565; | |
17638cd6 | 2711 | break; |
57779d06 VS |
2712 | case DRM_FORMAT_XRGB8888: |
2713 | case DRM_FORMAT_ARGB8888: | |
2714 | dspcntr |= DISPPLANE_BGRX888; | |
2715 | break; | |
2716 | case DRM_FORMAT_XBGR8888: | |
2717 | case DRM_FORMAT_ABGR8888: | |
2718 | dspcntr |= DISPPLANE_RGBX888; | |
2719 | break; | |
2720 | case DRM_FORMAT_XRGB2101010: | |
2721 | case DRM_FORMAT_ARGB2101010: | |
2722 | dspcntr |= DISPPLANE_BGRX101010; | |
2723 | break; | |
2724 | case DRM_FORMAT_XBGR2101010: | |
2725 | case DRM_FORMAT_ABGR2101010: | |
2726 | dspcntr |= DISPPLANE_RGBX101010; | |
17638cd6 JB |
2727 | break; |
2728 | default: | |
baba133a | 2729 | BUG(); |
17638cd6 JB |
2730 | } |
2731 | ||
2732 | if (obj->tiling_mode != I915_TILING_NONE) | |
2733 | dspcntr |= DISPPLANE_TILED; | |
17638cd6 | 2734 | |
f45651ba | 2735 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) |
1f5d76db | 2736 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; |
17638cd6 | 2737 | |
b9897127 | 2738 | linear_offset = y * fb->pitches[0] + x * pixel_size; |
c2c75131 | 2739 | intel_crtc->dspaddr_offset = |
bc752862 | 2740 | intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode, |
b9897127 | 2741 | pixel_size, |
bc752862 | 2742 | fb->pitches[0]); |
c2c75131 | 2743 | linear_offset -= intel_crtc->dspaddr_offset; |
8e7d688b | 2744 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2745 | dspcntr |= DISPPLANE_ROTATE_180; |
2746 | ||
2747 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) { | |
6e3c9717 ACO |
2748 | x += (intel_crtc->config->pipe_src_w - 1); |
2749 | y += (intel_crtc->config->pipe_src_h - 1); | |
48404c1e SJ |
2750 | |
2751 | /* Finding the last pixel of the last line of the display | |
2752 | data and adding to linear_offset*/ | |
2753 | linear_offset += | |
6e3c9717 ACO |
2754 | (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] + |
2755 | (intel_crtc->config->pipe_src_w - 1) * pixel_size; | |
48404c1e SJ |
2756 | } |
2757 | } | |
2758 | ||
2759 | I915_WRITE(reg, dspcntr); | |
17638cd6 | 2760 | |
f343c5f6 BW |
2761 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
2762 | i915_gem_obj_ggtt_offset(obj), linear_offset, x, y, | |
2763 | fb->pitches[0]); | |
01f2c773 | 2764 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
85ba7b7d DV |
2765 | I915_WRITE(DSPSURF(plane), |
2766 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
b3dc685e | 2767 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
bc1c91eb DL |
2768 | I915_WRITE(DSPOFFSET(plane), (y << 16) | x); |
2769 | } else { | |
2770 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); | |
2771 | I915_WRITE(DSPLINOFF(plane), linear_offset); | |
2772 | } | |
17638cd6 | 2773 | POSTING_READ(reg); |
17638cd6 JB |
2774 | } |
2775 | ||
b321803d DL |
2776 | u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier, |
2777 | uint32_t pixel_format) | |
2778 | { | |
2779 | u32 bits_per_pixel = drm_format_plane_cpp(pixel_format, 0) * 8; | |
2780 | ||
2781 | /* | |
2782 | * The stride is either expressed as a multiple of 64 bytes | |
2783 | * chunks for linear buffers or in number of tiles for tiled | |
2784 | * buffers. | |
2785 | */ | |
2786 | switch (fb_modifier) { | |
2787 | case DRM_FORMAT_MOD_NONE: | |
2788 | return 64; | |
2789 | case I915_FORMAT_MOD_X_TILED: | |
2790 | if (INTEL_INFO(dev)->gen == 2) | |
2791 | return 128; | |
2792 | return 512; | |
2793 | case I915_FORMAT_MOD_Y_TILED: | |
2794 | /* No need to check for old gens and Y tiling since this is | |
2795 | * about the display engine and those will be blocked before | |
2796 | * we get here. | |
2797 | */ | |
2798 | return 128; | |
2799 | case I915_FORMAT_MOD_Yf_TILED: | |
2800 | if (bits_per_pixel == 8) | |
2801 | return 64; | |
2802 | else | |
2803 | return 128; | |
2804 | default: | |
2805 | MISSING_CASE(fb_modifier); | |
2806 | return 64; | |
2807 | } | |
2808 | } | |
2809 | ||
70d21f0e DL |
2810 | static void skylake_update_primary_plane(struct drm_crtc *crtc, |
2811 | struct drm_framebuffer *fb, | |
2812 | int x, int y) | |
2813 | { | |
2814 | struct drm_device *dev = crtc->dev; | |
2815 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2816 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
70d21f0e DL |
2817 | struct drm_i915_gem_object *obj; |
2818 | int pipe = intel_crtc->pipe; | |
b321803d | 2819 | u32 plane_ctl, stride_div; |
70d21f0e DL |
2820 | |
2821 | if (!intel_crtc->primary_enabled) { | |
2822 | I915_WRITE(PLANE_CTL(pipe, 0), 0); | |
2823 | I915_WRITE(PLANE_SURF(pipe, 0), 0); | |
2824 | POSTING_READ(PLANE_CTL(pipe, 0)); | |
2825 | return; | |
2826 | } | |
2827 | ||
2828 | plane_ctl = PLANE_CTL_ENABLE | | |
2829 | PLANE_CTL_PIPE_GAMMA_ENABLE | | |
2830 | PLANE_CTL_PIPE_CSC_ENABLE; | |
2831 | ||
2832 | switch (fb->pixel_format) { | |
2833 | case DRM_FORMAT_RGB565: | |
2834 | plane_ctl |= PLANE_CTL_FORMAT_RGB_565; | |
2835 | break; | |
2836 | case DRM_FORMAT_XRGB8888: | |
2837 | plane_ctl |= PLANE_CTL_FORMAT_XRGB_8888; | |
2838 | break; | |
f75fb42a JN |
2839 | case DRM_FORMAT_ARGB8888: |
2840 | plane_ctl |= PLANE_CTL_FORMAT_XRGB_8888; | |
2841 | plane_ctl |= PLANE_CTL_ALPHA_SW_PREMULTIPLY; | |
2842 | break; | |
70d21f0e DL |
2843 | case DRM_FORMAT_XBGR8888: |
2844 | plane_ctl |= PLANE_CTL_ORDER_RGBX; | |
2845 | plane_ctl |= PLANE_CTL_FORMAT_XRGB_8888; | |
2846 | break; | |
f75fb42a JN |
2847 | case DRM_FORMAT_ABGR8888: |
2848 | plane_ctl |= PLANE_CTL_ORDER_RGBX; | |
2849 | plane_ctl |= PLANE_CTL_FORMAT_XRGB_8888; | |
2850 | plane_ctl |= PLANE_CTL_ALPHA_SW_PREMULTIPLY; | |
2851 | break; | |
70d21f0e DL |
2852 | case DRM_FORMAT_XRGB2101010: |
2853 | plane_ctl |= PLANE_CTL_FORMAT_XRGB_2101010; | |
2854 | break; | |
2855 | case DRM_FORMAT_XBGR2101010: | |
2856 | plane_ctl |= PLANE_CTL_ORDER_RGBX; | |
2857 | plane_ctl |= PLANE_CTL_FORMAT_XRGB_2101010; | |
2858 | break; | |
2859 | default: | |
2860 | BUG(); | |
2861 | } | |
2862 | ||
30af77c4 DV |
2863 | switch (fb->modifier[0]) { |
2864 | case DRM_FORMAT_MOD_NONE: | |
70d21f0e | 2865 | break; |
30af77c4 | 2866 | case I915_FORMAT_MOD_X_TILED: |
70d21f0e | 2867 | plane_ctl |= PLANE_CTL_TILED_X; |
b321803d DL |
2868 | break; |
2869 | case I915_FORMAT_MOD_Y_TILED: | |
2870 | plane_ctl |= PLANE_CTL_TILED_Y; | |
2871 | break; | |
2872 | case I915_FORMAT_MOD_Yf_TILED: | |
2873 | plane_ctl |= PLANE_CTL_TILED_YF; | |
70d21f0e DL |
2874 | break; |
2875 | default: | |
b321803d | 2876 | MISSING_CASE(fb->modifier[0]); |
70d21f0e DL |
2877 | } |
2878 | ||
2879 | plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE; | |
8e7d688b | 2880 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) |
1447dde0 | 2881 | plane_ctl |= PLANE_CTL_ROTATE_180; |
70d21f0e | 2882 | |
b321803d DL |
2883 | obj = intel_fb_obj(fb); |
2884 | stride_div = intel_fb_stride_alignment(dev, fb->modifier[0], | |
2885 | fb->pixel_format); | |
2886 | ||
70d21f0e DL |
2887 | I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl); |
2888 | ||
2889 | DRM_DEBUG_KMS("Writing base %08lX %d,%d,%d,%d pitch=%d\n", | |
2890 | i915_gem_obj_ggtt_offset(obj), | |
2891 | x, y, fb->width, fb->height, | |
2892 | fb->pitches[0]); | |
2893 | ||
2894 | I915_WRITE(PLANE_POS(pipe, 0), 0); | |
2895 | I915_WRITE(PLANE_OFFSET(pipe, 0), (y << 16) | x); | |
2896 | I915_WRITE(PLANE_SIZE(pipe, 0), | |
6e3c9717 ACO |
2897 | (intel_crtc->config->pipe_src_h - 1) << 16 | |
2898 | (intel_crtc->config->pipe_src_w - 1)); | |
b321803d | 2899 | I915_WRITE(PLANE_STRIDE(pipe, 0), fb->pitches[0] / stride_div); |
70d21f0e DL |
2900 | I915_WRITE(PLANE_SURF(pipe, 0), i915_gem_obj_ggtt_offset(obj)); |
2901 | ||
2902 | POSTING_READ(PLANE_SURF(pipe, 0)); | |
2903 | } | |
2904 | ||
17638cd6 JB |
2905 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ |
2906 | static int | |
2907 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
2908 | int x, int y, enum mode_set_atomic state) | |
2909 | { | |
2910 | struct drm_device *dev = crtc->dev; | |
2911 | struct drm_i915_private *dev_priv = dev->dev_private; | |
17638cd6 | 2912 | |
6b8e6ed0 CW |
2913 | if (dev_priv->display.disable_fbc) |
2914 | dev_priv->display.disable_fbc(dev); | |
81255565 | 2915 | |
29b9bde6 DV |
2916 | dev_priv->display.update_primary_plane(crtc, fb, x, y); |
2917 | ||
2918 | return 0; | |
81255565 JB |
2919 | } |
2920 | ||
7514747d | 2921 | static void intel_complete_page_flips(struct drm_device *dev) |
96a02917 | 2922 | { |
96a02917 VS |
2923 | struct drm_crtc *crtc; |
2924 | ||
70e1e0ec | 2925 | for_each_crtc(dev, crtc) { |
96a02917 VS |
2926 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
2927 | enum plane plane = intel_crtc->plane; | |
2928 | ||
2929 | intel_prepare_page_flip(dev, plane); | |
2930 | intel_finish_page_flip_plane(dev, plane); | |
2931 | } | |
7514747d VS |
2932 | } |
2933 | ||
2934 | static void intel_update_primary_planes(struct drm_device *dev) | |
2935 | { | |
2936 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2937 | struct drm_crtc *crtc; | |
96a02917 | 2938 | |
70e1e0ec | 2939 | for_each_crtc(dev, crtc) { |
96a02917 VS |
2940 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
2941 | ||
51fd371b | 2942 | drm_modeset_lock(&crtc->mutex, NULL); |
947fdaad CW |
2943 | /* |
2944 | * FIXME: Once we have proper support for primary planes (and | |
2945 | * disabling them without disabling the entire crtc) allow again | |
66e514c1 | 2946 | * a NULL crtc->primary->fb. |
947fdaad | 2947 | */ |
f4510a27 | 2948 | if (intel_crtc->active && crtc->primary->fb) |
262ca2b0 | 2949 | dev_priv->display.update_primary_plane(crtc, |
66e514c1 | 2950 | crtc->primary->fb, |
262ca2b0 MR |
2951 | crtc->x, |
2952 | crtc->y); | |
51fd371b | 2953 | drm_modeset_unlock(&crtc->mutex); |
96a02917 VS |
2954 | } |
2955 | } | |
2956 | ||
7514747d VS |
2957 | void intel_prepare_reset(struct drm_device *dev) |
2958 | { | |
f98ce92f VS |
2959 | struct drm_i915_private *dev_priv = to_i915(dev); |
2960 | struct intel_crtc *crtc; | |
2961 | ||
7514747d VS |
2962 | /* no reset support for gen2 */ |
2963 | if (IS_GEN2(dev)) | |
2964 | return; | |
2965 | ||
2966 | /* reset doesn't touch the display */ | |
2967 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) | |
2968 | return; | |
2969 | ||
2970 | drm_modeset_lock_all(dev); | |
f98ce92f VS |
2971 | |
2972 | /* | |
2973 | * Disabling the crtcs gracefully seems nicer. Also the | |
2974 | * g33 docs say we should at least disable all the planes. | |
2975 | */ | |
2976 | for_each_intel_crtc(dev, crtc) { | |
2977 | if (crtc->active) | |
2978 | dev_priv->display.crtc_disable(&crtc->base); | |
2979 | } | |
7514747d VS |
2980 | } |
2981 | ||
2982 | void intel_finish_reset(struct drm_device *dev) | |
2983 | { | |
2984 | struct drm_i915_private *dev_priv = to_i915(dev); | |
2985 | ||
2986 | /* | |
2987 | * Flips in the rings will be nuked by the reset, | |
2988 | * so complete all pending flips so that user space | |
2989 | * will get its events and not get stuck. | |
2990 | */ | |
2991 | intel_complete_page_flips(dev); | |
2992 | ||
2993 | /* no reset support for gen2 */ | |
2994 | if (IS_GEN2(dev)) | |
2995 | return; | |
2996 | ||
2997 | /* reset doesn't touch the display */ | |
2998 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) { | |
2999 | /* | |
3000 | * Flips in the rings have been nuked by the reset, | |
3001 | * so update the base address of all primary | |
3002 | * planes to the the last fb to make sure we're | |
3003 | * showing the correct fb after a reset. | |
3004 | */ | |
3005 | intel_update_primary_planes(dev); | |
3006 | return; | |
3007 | } | |
3008 | ||
3009 | /* | |
3010 | * The display has been reset as well, | |
3011 | * so need a full re-initialization. | |
3012 | */ | |
3013 | intel_runtime_pm_disable_interrupts(dev_priv); | |
3014 | intel_runtime_pm_enable_interrupts(dev_priv); | |
3015 | ||
3016 | intel_modeset_init_hw(dev); | |
3017 | ||
3018 | spin_lock_irq(&dev_priv->irq_lock); | |
3019 | if (dev_priv->display.hpd_irq_setup) | |
3020 | dev_priv->display.hpd_irq_setup(dev); | |
3021 | spin_unlock_irq(&dev_priv->irq_lock); | |
3022 | ||
3023 | intel_modeset_setup_hw_state(dev, true); | |
3024 | ||
3025 | intel_hpd_init(dev_priv); | |
3026 | ||
3027 | drm_modeset_unlock_all(dev); | |
3028 | } | |
3029 | ||
14667a4b CW |
3030 | static int |
3031 | intel_finish_fb(struct drm_framebuffer *old_fb) | |
3032 | { | |
2ff8fde1 | 3033 | struct drm_i915_gem_object *obj = intel_fb_obj(old_fb); |
14667a4b CW |
3034 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
3035 | bool was_interruptible = dev_priv->mm.interruptible; | |
3036 | int ret; | |
3037 | ||
14667a4b CW |
3038 | /* Big Hammer, we also need to ensure that any pending |
3039 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
3040 | * current scanout is retired before unpinning the old | |
3041 | * framebuffer. | |
3042 | * | |
3043 | * This should only fail upon a hung GPU, in which case we | |
3044 | * can safely continue. | |
3045 | */ | |
3046 | dev_priv->mm.interruptible = false; | |
3047 | ret = i915_gem_object_finish_gpu(obj); | |
3048 | dev_priv->mm.interruptible = was_interruptible; | |
3049 | ||
3050 | return ret; | |
3051 | } | |
3052 | ||
7d5e3799 CW |
3053 | static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc) |
3054 | { | |
3055 | struct drm_device *dev = crtc->dev; | |
3056 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3057 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7d5e3799 CW |
3058 | bool pending; |
3059 | ||
3060 | if (i915_reset_in_progress(&dev_priv->gpu_error) || | |
3061 | intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
3062 | return false; | |
3063 | ||
5e2d7afc | 3064 | spin_lock_irq(&dev->event_lock); |
7d5e3799 | 3065 | pending = to_intel_crtc(crtc)->unpin_work != NULL; |
5e2d7afc | 3066 | spin_unlock_irq(&dev->event_lock); |
7d5e3799 CW |
3067 | |
3068 | return pending; | |
3069 | } | |
3070 | ||
e30e8f75 GP |
3071 | static void intel_update_pipe_size(struct intel_crtc *crtc) |
3072 | { | |
3073 | struct drm_device *dev = crtc->base.dev; | |
3074 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3075 | const struct drm_display_mode *adjusted_mode; | |
3076 | ||
3077 | if (!i915.fastboot) | |
3078 | return; | |
3079 | ||
3080 | /* | |
3081 | * Update pipe size and adjust fitter if needed: the reason for this is | |
3082 | * that in compute_mode_changes we check the native mode (not the pfit | |
3083 | * mode) to see if we can flip rather than do a full mode set. In the | |
3084 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
3085 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
3086 | * sized surface. | |
3087 | * | |
3088 | * To fix this properly, we need to hoist the checks up into | |
3089 | * compute_mode_changes (or above), check the actual pfit state and | |
3090 | * whether the platform allows pfit disable with pipe active, and only | |
3091 | * then update the pipesrc and pfit state, even on the flip path. | |
3092 | */ | |
3093 | ||
6e3c9717 | 3094 | adjusted_mode = &crtc->config->base.adjusted_mode; |
e30e8f75 GP |
3095 | |
3096 | I915_WRITE(PIPESRC(crtc->pipe), | |
3097 | ((adjusted_mode->crtc_hdisplay - 1) << 16) | | |
3098 | (adjusted_mode->crtc_vdisplay - 1)); | |
6e3c9717 | 3099 | if (!crtc->config->pch_pfit.enabled && |
409ee761 ACO |
3100 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || |
3101 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) { | |
e30e8f75 GP |
3102 | I915_WRITE(PF_CTL(crtc->pipe), 0); |
3103 | I915_WRITE(PF_WIN_POS(crtc->pipe), 0); | |
3104 | I915_WRITE(PF_WIN_SZ(crtc->pipe), 0); | |
3105 | } | |
6e3c9717 ACO |
3106 | crtc->config->pipe_src_w = adjusted_mode->crtc_hdisplay; |
3107 | crtc->config->pipe_src_h = adjusted_mode->crtc_vdisplay; | |
e30e8f75 GP |
3108 | } |
3109 | ||
5e84e1a4 ZW |
3110 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
3111 | { | |
3112 | struct drm_device *dev = crtc->dev; | |
3113 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3114 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3115 | int pipe = intel_crtc->pipe; | |
3116 | u32 reg, temp; | |
3117 | ||
3118 | /* enable normal train */ | |
3119 | reg = FDI_TX_CTL(pipe); | |
3120 | temp = I915_READ(reg); | |
61e499bf | 3121 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
3122 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3123 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
3124 | } else { |
3125 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3126 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 3127 | } |
5e84e1a4 ZW |
3128 | I915_WRITE(reg, temp); |
3129 | ||
3130 | reg = FDI_RX_CTL(pipe); | |
3131 | temp = I915_READ(reg); | |
3132 | if (HAS_PCH_CPT(dev)) { | |
3133 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3134 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
3135 | } else { | |
3136 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3137 | temp |= FDI_LINK_TRAIN_NONE; | |
3138 | } | |
3139 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
3140 | ||
3141 | /* wait one idle pattern time */ | |
3142 | POSTING_READ(reg); | |
3143 | udelay(1000); | |
357555c0 JB |
3144 | |
3145 | /* IVB wants error correction enabled */ | |
3146 | if (IS_IVYBRIDGE(dev)) | |
3147 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
3148 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
3149 | } |
3150 | ||
1fbc0d78 | 3151 | static bool pipe_has_enabled_pch(struct intel_crtc *crtc) |
1e833f40 | 3152 | { |
83d65738 | 3153 | return crtc->base.state->enable && crtc->active && |
6e3c9717 | 3154 | crtc->config->has_pch_encoder; |
1e833f40 DV |
3155 | } |
3156 | ||
01a415fd DV |
3157 | static void ivb_modeset_global_resources(struct drm_device *dev) |
3158 | { | |
3159 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3160 | struct intel_crtc *pipe_B_crtc = | |
3161 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]); | |
3162 | struct intel_crtc *pipe_C_crtc = | |
3163 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]); | |
3164 | uint32_t temp; | |
3165 | ||
1e833f40 DV |
3166 | /* |
3167 | * When everything is off disable fdi C so that we could enable fdi B | |
3168 | * with all lanes. Note that we don't care about enabled pipes without | |
3169 | * an enabled pch encoder. | |
3170 | */ | |
3171 | if (!pipe_has_enabled_pch(pipe_B_crtc) && | |
3172 | !pipe_has_enabled_pch(pipe_C_crtc)) { | |
01a415fd DV |
3173 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); |
3174 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
3175 | ||
3176 | temp = I915_READ(SOUTH_CHICKEN1); | |
3177 | temp &= ~FDI_BC_BIFURCATION_SELECT; | |
3178 | DRM_DEBUG_KMS("disabling fdi C rx\n"); | |
3179 | I915_WRITE(SOUTH_CHICKEN1, temp); | |
3180 | } | |
3181 | } | |
3182 | ||
8db9d77b ZW |
3183 | /* The FDI link training functions for ILK/Ibexpeak. */ |
3184 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
3185 | { | |
3186 | struct drm_device *dev = crtc->dev; | |
3187 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3188 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3189 | int pipe = intel_crtc->pipe; | |
5eddb70b | 3190 | u32 reg, temp, tries; |
8db9d77b | 3191 | |
1c8562f6 | 3192 | /* FDI needs bits from pipe first */ |
0fc932b8 | 3193 | assert_pipe_enabled(dev_priv, pipe); |
0fc932b8 | 3194 | |
e1a44743 AJ |
3195 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3196 | for train result */ | |
5eddb70b CW |
3197 | reg = FDI_RX_IMR(pipe); |
3198 | temp = I915_READ(reg); | |
e1a44743 AJ |
3199 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3200 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3201 | I915_WRITE(reg, temp); |
3202 | I915_READ(reg); | |
e1a44743 AJ |
3203 | udelay(150); |
3204 | ||
8db9d77b | 3205 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3206 | reg = FDI_TX_CTL(pipe); |
3207 | temp = I915_READ(reg); | |
627eb5a3 | 3208 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3209 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3210 | temp &= ~FDI_LINK_TRAIN_NONE; |
3211 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 3212 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3213 | |
5eddb70b CW |
3214 | reg = FDI_RX_CTL(pipe); |
3215 | temp = I915_READ(reg); | |
8db9d77b ZW |
3216 | temp &= ~FDI_LINK_TRAIN_NONE; |
3217 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
3218 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3219 | ||
3220 | POSTING_READ(reg); | |
8db9d77b ZW |
3221 | udelay(150); |
3222 | ||
5b2adf89 | 3223 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
3224 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
3225 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
3226 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 3227 | |
5eddb70b | 3228 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3229 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3230 | temp = I915_READ(reg); |
8db9d77b ZW |
3231 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3232 | ||
3233 | if ((temp & FDI_RX_BIT_LOCK)) { | |
3234 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 3235 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
3236 | break; |
3237 | } | |
8db9d77b | 3238 | } |
e1a44743 | 3239 | if (tries == 5) |
5eddb70b | 3240 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3241 | |
3242 | /* Train 2 */ | |
5eddb70b CW |
3243 | reg = FDI_TX_CTL(pipe); |
3244 | temp = I915_READ(reg); | |
8db9d77b ZW |
3245 | temp &= ~FDI_LINK_TRAIN_NONE; |
3246 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3247 | I915_WRITE(reg, temp); |
8db9d77b | 3248 | |
5eddb70b CW |
3249 | reg = FDI_RX_CTL(pipe); |
3250 | temp = I915_READ(reg); | |
8db9d77b ZW |
3251 | temp &= ~FDI_LINK_TRAIN_NONE; |
3252 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3253 | I915_WRITE(reg, temp); |
8db9d77b | 3254 | |
5eddb70b CW |
3255 | POSTING_READ(reg); |
3256 | udelay(150); | |
8db9d77b | 3257 | |
5eddb70b | 3258 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3259 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3260 | temp = I915_READ(reg); |
8db9d77b ZW |
3261 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3262 | ||
3263 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 3264 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
3265 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
3266 | break; | |
3267 | } | |
8db9d77b | 3268 | } |
e1a44743 | 3269 | if (tries == 5) |
5eddb70b | 3270 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3271 | |
3272 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 3273 | |
8db9d77b ZW |
3274 | } |
3275 | ||
0206e353 | 3276 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
3277 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
3278 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
3279 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
3280 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
3281 | }; | |
3282 | ||
3283 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
3284 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
3285 | { | |
3286 | struct drm_device *dev = crtc->dev; | |
3287 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3288 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3289 | int pipe = intel_crtc->pipe; | |
fa37d39e | 3290 | u32 reg, temp, i, retry; |
8db9d77b | 3291 | |
e1a44743 AJ |
3292 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3293 | for train result */ | |
5eddb70b CW |
3294 | reg = FDI_RX_IMR(pipe); |
3295 | temp = I915_READ(reg); | |
e1a44743 AJ |
3296 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3297 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3298 | I915_WRITE(reg, temp); |
3299 | ||
3300 | POSTING_READ(reg); | |
e1a44743 AJ |
3301 | udelay(150); |
3302 | ||
8db9d77b | 3303 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3304 | reg = FDI_TX_CTL(pipe); |
3305 | temp = I915_READ(reg); | |
627eb5a3 | 3306 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3307 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3308 | temp &= ~FDI_LINK_TRAIN_NONE; |
3309 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3310 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3311 | /* SNB-B */ | |
3312 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 3313 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3314 | |
d74cf324 DV |
3315 | I915_WRITE(FDI_RX_MISC(pipe), |
3316 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
3317 | ||
5eddb70b CW |
3318 | reg = FDI_RX_CTL(pipe); |
3319 | temp = I915_READ(reg); | |
8db9d77b ZW |
3320 | if (HAS_PCH_CPT(dev)) { |
3321 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3322 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3323 | } else { | |
3324 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3325 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3326 | } | |
5eddb70b CW |
3327 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3328 | ||
3329 | POSTING_READ(reg); | |
8db9d77b ZW |
3330 | udelay(150); |
3331 | ||
0206e353 | 3332 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3333 | reg = FDI_TX_CTL(pipe); |
3334 | temp = I915_READ(reg); | |
8db9d77b ZW |
3335 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3336 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3337 | I915_WRITE(reg, temp); |
3338 | ||
3339 | POSTING_READ(reg); | |
8db9d77b ZW |
3340 | udelay(500); |
3341 | ||
fa37d39e SP |
3342 | for (retry = 0; retry < 5; retry++) { |
3343 | reg = FDI_RX_IIR(pipe); | |
3344 | temp = I915_READ(reg); | |
3345 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3346 | if (temp & FDI_RX_BIT_LOCK) { | |
3347 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3348 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
3349 | break; | |
3350 | } | |
3351 | udelay(50); | |
8db9d77b | 3352 | } |
fa37d39e SP |
3353 | if (retry < 5) |
3354 | break; | |
8db9d77b ZW |
3355 | } |
3356 | if (i == 4) | |
5eddb70b | 3357 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3358 | |
3359 | /* Train 2 */ | |
5eddb70b CW |
3360 | reg = FDI_TX_CTL(pipe); |
3361 | temp = I915_READ(reg); | |
8db9d77b ZW |
3362 | temp &= ~FDI_LINK_TRAIN_NONE; |
3363 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3364 | if (IS_GEN6(dev)) { | |
3365 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3366 | /* SNB-B */ | |
3367 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
3368 | } | |
5eddb70b | 3369 | I915_WRITE(reg, temp); |
8db9d77b | 3370 | |
5eddb70b CW |
3371 | reg = FDI_RX_CTL(pipe); |
3372 | temp = I915_READ(reg); | |
8db9d77b ZW |
3373 | if (HAS_PCH_CPT(dev)) { |
3374 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3375 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
3376 | } else { | |
3377 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3378 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3379 | } | |
5eddb70b CW |
3380 | I915_WRITE(reg, temp); |
3381 | ||
3382 | POSTING_READ(reg); | |
8db9d77b ZW |
3383 | udelay(150); |
3384 | ||
0206e353 | 3385 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3386 | reg = FDI_TX_CTL(pipe); |
3387 | temp = I915_READ(reg); | |
8db9d77b ZW |
3388 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3389 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3390 | I915_WRITE(reg, temp); |
3391 | ||
3392 | POSTING_READ(reg); | |
8db9d77b ZW |
3393 | udelay(500); |
3394 | ||
fa37d39e SP |
3395 | for (retry = 0; retry < 5; retry++) { |
3396 | reg = FDI_RX_IIR(pipe); | |
3397 | temp = I915_READ(reg); | |
3398 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3399 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
3400 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3401 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
3402 | break; | |
3403 | } | |
3404 | udelay(50); | |
8db9d77b | 3405 | } |
fa37d39e SP |
3406 | if (retry < 5) |
3407 | break; | |
8db9d77b ZW |
3408 | } |
3409 | if (i == 4) | |
5eddb70b | 3410 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3411 | |
3412 | DRM_DEBUG_KMS("FDI train done.\n"); | |
3413 | } | |
3414 | ||
357555c0 JB |
3415 | /* Manual link training for Ivy Bridge A0 parts */ |
3416 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
3417 | { | |
3418 | struct drm_device *dev = crtc->dev; | |
3419 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3420 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3421 | int pipe = intel_crtc->pipe; | |
139ccd3f | 3422 | u32 reg, temp, i, j; |
357555c0 JB |
3423 | |
3424 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
3425 | for train result */ | |
3426 | reg = FDI_RX_IMR(pipe); | |
3427 | temp = I915_READ(reg); | |
3428 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
3429 | temp &= ~FDI_RX_BIT_LOCK; | |
3430 | I915_WRITE(reg, temp); | |
3431 | ||
3432 | POSTING_READ(reg); | |
3433 | udelay(150); | |
3434 | ||
01a415fd DV |
3435 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
3436 | I915_READ(FDI_RX_IIR(pipe))); | |
3437 | ||
139ccd3f JB |
3438 | /* Try each vswing and preemphasis setting twice before moving on */ |
3439 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
3440 | /* disable first in case we need to retry */ | |
3441 | reg = FDI_TX_CTL(pipe); | |
3442 | temp = I915_READ(reg); | |
3443 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
3444 | temp &= ~FDI_TX_ENABLE; | |
3445 | I915_WRITE(reg, temp); | |
357555c0 | 3446 | |
139ccd3f JB |
3447 | reg = FDI_RX_CTL(pipe); |
3448 | temp = I915_READ(reg); | |
3449 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
3450 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3451 | temp &= ~FDI_RX_ENABLE; | |
3452 | I915_WRITE(reg, temp); | |
357555c0 | 3453 | |
139ccd3f | 3454 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
3455 | reg = FDI_TX_CTL(pipe); |
3456 | temp = I915_READ(reg); | |
139ccd3f | 3457 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3458 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
139ccd3f | 3459 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; |
357555c0 | 3460 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
3461 | temp |= snb_b_fdi_train_param[j/2]; |
3462 | temp |= FDI_COMPOSITE_SYNC; | |
3463 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 3464 | |
139ccd3f JB |
3465 | I915_WRITE(FDI_RX_MISC(pipe), |
3466 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 3467 | |
139ccd3f | 3468 | reg = FDI_RX_CTL(pipe); |
357555c0 | 3469 | temp = I915_READ(reg); |
139ccd3f JB |
3470 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
3471 | temp |= FDI_COMPOSITE_SYNC; | |
3472 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 3473 | |
139ccd3f JB |
3474 | POSTING_READ(reg); |
3475 | udelay(1); /* should be 0.5us */ | |
357555c0 | 3476 | |
139ccd3f JB |
3477 | for (i = 0; i < 4; i++) { |
3478 | reg = FDI_RX_IIR(pipe); | |
3479 | temp = I915_READ(reg); | |
3480 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3481 | |
139ccd3f JB |
3482 | if (temp & FDI_RX_BIT_LOCK || |
3483 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
3484 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3485 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
3486 | i); | |
3487 | break; | |
3488 | } | |
3489 | udelay(1); /* should be 0.5us */ | |
3490 | } | |
3491 | if (i == 4) { | |
3492 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
3493 | continue; | |
3494 | } | |
357555c0 | 3495 | |
139ccd3f | 3496 | /* Train 2 */ |
357555c0 JB |
3497 | reg = FDI_TX_CTL(pipe); |
3498 | temp = I915_READ(reg); | |
139ccd3f JB |
3499 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3500 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
3501 | I915_WRITE(reg, temp); | |
3502 | ||
3503 | reg = FDI_RX_CTL(pipe); | |
3504 | temp = I915_READ(reg); | |
3505 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3506 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
3507 | I915_WRITE(reg, temp); |
3508 | ||
3509 | POSTING_READ(reg); | |
139ccd3f | 3510 | udelay(2); /* should be 1.5us */ |
357555c0 | 3511 | |
139ccd3f JB |
3512 | for (i = 0; i < 4; i++) { |
3513 | reg = FDI_RX_IIR(pipe); | |
3514 | temp = I915_READ(reg); | |
3515 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3516 | |
139ccd3f JB |
3517 | if (temp & FDI_RX_SYMBOL_LOCK || |
3518 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
3519 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3520 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
3521 | i); | |
3522 | goto train_done; | |
3523 | } | |
3524 | udelay(2); /* should be 1.5us */ | |
357555c0 | 3525 | } |
139ccd3f JB |
3526 | if (i == 4) |
3527 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 3528 | } |
357555c0 | 3529 | |
139ccd3f | 3530 | train_done: |
357555c0 JB |
3531 | DRM_DEBUG_KMS("FDI train done.\n"); |
3532 | } | |
3533 | ||
88cefb6c | 3534 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 3535 | { |
88cefb6c | 3536 | struct drm_device *dev = intel_crtc->base.dev; |
2c07245f | 3537 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f | 3538 | int pipe = intel_crtc->pipe; |
5eddb70b | 3539 | u32 reg, temp; |
79e53945 | 3540 | |
c64e311e | 3541 | |
c98e9dcf | 3542 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
3543 | reg = FDI_RX_CTL(pipe); |
3544 | temp = I915_READ(reg); | |
627eb5a3 | 3545 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
6e3c9717 | 3546 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
dfd07d72 | 3547 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
3548 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
3549 | ||
3550 | POSTING_READ(reg); | |
c98e9dcf JB |
3551 | udelay(200); |
3552 | ||
3553 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
3554 | temp = I915_READ(reg); |
3555 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
3556 | ||
3557 | POSTING_READ(reg); | |
c98e9dcf JB |
3558 | udelay(200); |
3559 | ||
20749730 PZ |
3560 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
3561 | reg = FDI_TX_CTL(pipe); | |
3562 | temp = I915_READ(reg); | |
3563 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
3564 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 3565 | |
20749730 PZ |
3566 | POSTING_READ(reg); |
3567 | udelay(100); | |
6be4a607 | 3568 | } |
0e23b99d JB |
3569 | } |
3570 | ||
88cefb6c DV |
3571 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
3572 | { | |
3573 | struct drm_device *dev = intel_crtc->base.dev; | |
3574 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3575 | int pipe = intel_crtc->pipe; | |
3576 | u32 reg, temp; | |
3577 | ||
3578 | /* Switch from PCDclk to Rawclk */ | |
3579 | reg = FDI_RX_CTL(pipe); | |
3580 | temp = I915_READ(reg); | |
3581 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
3582 | ||
3583 | /* Disable CPU FDI TX PLL */ | |
3584 | reg = FDI_TX_CTL(pipe); | |
3585 | temp = I915_READ(reg); | |
3586 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
3587 | ||
3588 | POSTING_READ(reg); | |
3589 | udelay(100); | |
3590 | ||
3591 | reg = FDI_RX_CTL(pipe); | |
3592 | temp = I915_READ(reg); | |
3593 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
3594 | ||
3595 | /* Wait for the clocks to turn off. */ | |
3596 | POSTING_READ(reg); | |
3597 | udelay(100); | |
3598 | } | |
3599 | ||
0fc932b8 JB |
3600 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
3601 | { | |
3602 | struct drm_device *dev = crtc->dev; | |
3603 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3604 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3605 | int pipe = intel_crtc->pipe; | |
3606 | u32 reg, temp; | |
3607 | ||
3608 | /* disable CPU FDI tx and PCH FDI rx */ | |
3609 | reg = FDI_TX_CTL(pipe); | |
3610 | temp = I915_READ(reg); | |
3611 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
3612 | POSTING_READ(reg); | |
3613 | ||
3614 | reg = FDI_RX_CTL(pipe); | |
3615 | temp = I915_READ(reg); | |
3616 | temp &= ~(0x7 << 16); | |
dfd07d72 | 3617 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3618 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
3619 | ||
3620 | POSTING_READ(reg); | |
3621 | udelay(100); | |
3622 | ||
3623 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
eba905b2 | 3624 | if (HAS_PCH_IBX(dev)) |
6f06ce18 | 3625 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
0fc932b8 JB |
3626 | |
3627 | /* still set train pattern 1 */ | |
3628 | reg = FDI_TX_CTL(pipe); | |
3629 | temp = I915_READ(reg); | |
3630 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3631 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3632 | I915_WRITE(reg, temp); | |
3633 | ||
3634 | reg = FDI_RX_CTL(pipe); | |
3635 | temp = I915_READ(reg); | |
3636 | if (HAS_PCH_CPT(dev)) { | |
3637 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3638 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3639 | } else { | |
3640 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3641 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3642 | } | |
3643 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
3644 | temp &= ~(0x07 << 16); | |
dfd07d72 | 3645 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3646 | I915_WRITE(reg, temp); |
3647 | ||
3648 | POSTING_READ(reg); | |
3649 | udelay(100); | |
3650 | } | |
3651 | ||
5dce5b93 CW |
3652 | bool intel_has_pending_fb_unpin(struct drm_device *dev) |
3653 | { | |
3654 | struct intel_crtc *crtc; | |
3655 | ||
3656 | /* Note that we don't need to be called with mode_config.lock here | |
3657 | * as our list of CRTC objects is static for the lifetime of the | |
3658 | * device and so cannot disappear as we iterate. Similarly, we can | |
3659 | * happily treat the predicates as racy, atomic checks as userspace | |
3660 | * cannot claim and pin a new fb without at least acquring the | |
3661 | * struct_mutex and so serialising with us. | |
3662 | */ | |
d3fcc808 | 3663 | for_each_intel_crtc(dev, crtc) { |
5dce5b93 CW |
3664 | if (atomic_read(&crtc->unpin_work_count) == 0) |
3665 | continue; | |
3666 | ||
3667 | if (crtc->unpin_work) | |
3668 | intel_wait_for_vblank(dev, crtc->pipe); | |
3669 | ||
3670 | return true; | |
3671 | } | |
3672 | ||
3673 | return false; | |
3674 | } | |
3675 | ||
d6bbafa1 CW |
3676 | static void page_flip_completed(struct intel_crtc *intel_crtc) |
3677 | { | |
3678 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); | |
3679 | struct intel_unpin_work *work = intel_crtc->unpin_work; | |
3680 | ||
3681 | /* ensure that the unpin work is consistent wrt ->pending. */ | |
3682 | smp_rmb(); | |
3683 | intel_crtc->unpin_work = NULL; | |
3684 | ||
3685 | if (work->event) | |
3686 | drm_send_vblank_event(intel_crtc->base.dev, | |
3687 | intel_crtc->pipe, | |
3688 | work->event); | |
3689 | ||
3690 | drm_crtc_vblank_put(&intel_crtc->base); | |
3691 | ||
3692 | wake_up_all(&dev_priv->pending_flip_queue); | |
3693 | queue_work(dev_priv->wq, &work->work); | |
3694 | ||
3695 | trace_i915_flip_complete(intel_crtc->plane, | |
3696 | work->pending_flip_obj); | |
3697 | } | |
3698 | ||
46a55d30 | 3699 | void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
e6c3a2a6 | 3700 | { |
0f91128d | 3701 | struct drm_device *dev = crtc->dev; |
5bb61643 | 3702 | struct drm_i915_private *dev_priv = dev->dev_private; |
e6c3a2a6 | 3703 | |
2c10d571 | 3704 | WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue)); |
9c787942 CW |
3705 | if (WARN_ON(wait_event_timeout(dev_priv->pending_flip_queue, |
3706 | !intel_crtc_has_pending_flip(crtc), | |
3707 | 60*HZ) == 0)) { | |
3708 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2c10d571 | 3709 | |
5e2d7afc | 3710 | spin_lock_irq(&dev->event_lock); |
9c787942 CW |
3711 | if (intel_crtc->unpin_work) { |
3712 | WARN_ONCE(1, "Removing stuck page flip\n"); | |
3713 | page_flip_completed(intel_crtc); | |
3714 | } | |
5e2d7afc | 3715 | spin_unlock_irq(&dev->event_lock); |
9c787942 | 3716 | } |
5bb61643 | 3717 | |
975d568a CW |
3718 | if (crtc->primary->fb) { |
3719 | mutex_lock(&dev->struct_mutex); | |
3720 | intel_finish_fb(crtc->primary->fb); | |
3721 | mutex_unlock(&dev->struct_mutex); | |
3722 | } | |
e6c3a2a6 CW |
3723 | } |
3724 | ||
e615efe4 ED |
3725 | /* Program iCLKIP clock to the desired frequency */ |
3726 | static void lpt_program_iclkip(struct drm_crtc *crtc) | |
3727 | { | |
3728 | struct drm_device *dev = crtc->dev; | |
3729 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 3730 | int clock = to_intel_crtc(crtc)->config->base.adjusted_mode.crtc_clock; |
e615efe4 ED |
3731 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
3732 | u32 temp; | |
3733 | ||
09153000 DV |
3734 | mutex_lock(&dev_priv->dpio_lock); |
3735 | ||
e615efe4 ED |
3736 | /* It is necessary to ungate the pixclk gate prior to programming |
3737 | * the divisors, and gate it back when it is done. | |
3738 | */ | |
3739 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
3740 | ||
3741 | /* Disable SSCCTL */ | |
3742 | intel_sbi_write(dev_priv, SBI_SSCCTL6, | |
988d6ee8 PZ |
3743 | intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) | |
3744 | SBI_SSCCTL_DISABLE, | |
3745 | SBI_ICLK); | |
e615efe4 ED |
3746 | |
3747 | /* 20MHz is a corner case which is out of range for the 7-bit divisor */ | |
12d7ceed | 3748 | if (clock == 20000) { |
e615efe4 ED |
3749 | auxdiv = 1; |
3750 | divsel = 0x41; | |
3751 | phaseinc = 0x20; | |
3752 | } else { | |
3753 | /* The iCLK virtual clock root frequency is in MHz, | |
241bfc38 DL |
3754 | * but the adjusted_mode->crtc_clock in in KHz. To get the |
3755 | * divisors, it is necessary to divide one by another, so we | |
e615efe4 ED |
3756 | * convert the virtual clock precision to KHz here for higher |
3757 | * precision. | |
3758 | */ | |
3759 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
3760 | u32 iclk_pi_range = 64; | |
3761 | u32 desired_divisor, msb_divisor_value, pi_value; | |
3762 | ||
12d7ceed | 3763 | desired_divisor = (iclk_virtual_root_freq / clock); |
e615efe4 ED |
3764 | msb_divisor_value = desired_divisor / iclk_pi_range; |
3765 | pi_value = desired_divisor % iclk_pi_range; | |
3766 | ||
3767 | auxdiv = 0; | |
3768 | divsel = msb_divisor_value - 2; | |
3769 | phaseinc = pi_value; | |
3770 | } | |
3771 | ||
3772 | /* This should not happen with any sane values */ | |
3773 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
3774 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
3775 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
3776 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
3777 | ||
3778 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 3779 | clock, |
e615efe4 ED |
3780 | auxdiv, |
3781 | divsel, | |
3782 | phasedir, | |
3783 | phaseinc); | |
3784 | ||
3785 | /* Program SSCDIVINTPHASE6 */ | |
988d6ee8 | 3786 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
3787 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
3788 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
3789 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
3790 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
3791 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
3792 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 3793 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
3794 | |
3795 | /* Program SSCAUXDIV */ | |
988d6ee8 | 3796 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
3797 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
3798 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 3799 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
3800 | |
3801 | /* Enable modulator and associated divider */ | |
988d6ee8 | 3802 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 3803 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 3804 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 ED |
3805 | |
3806 | /* Wait for initialization time */ | |
3807 | udelay(24); | |
3808 | ||
3809 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
09153000 DV |
3810 | |
3811 | mutex_unlock(&dev_priv->dpio_lock); | |
e615efe4 ED |
3812 | } |
3813 | ||
275f01b2 DV |
3814 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
3815 | enum pipe pch_transcoder) | |
3816 | { | |
3817 | struct drm_device *dev = crtc->base.dev; | |
3818 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 3819 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
275f01b2 DV |
3820 | |
3821 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
3822 | I915_READ(HTOTAL(cpu_transcoder))); | |
3823 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
3824 | I915_READ(HBLANK(cpu_transcoder))); | |
3825 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
3826 | I915_READ(HSYNC(cpu_transcoder))); | |
3827 | ||
3828 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
3829 | I915_READ(VTOTAL(cpu_transcoder))); | |
3830 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
3831 | I915_READ(VBLANK(cpu_transcoder))); | |
3832 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
3833 | I915_READ(VSYNC(cpu_transcoder))); | |
3834 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
3835 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
3836 | } | |
3837 | ||
1fbc0d78 DV |
3838 | static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev) |
3839 | { | |
3840 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3841 | uint32_t temp; | |
3842 | ||
3843 | temp = I915_READ(SOUTH_CHICKEN1); | |
3844 | if (temp & FDI_BC_BIFURCATION_SELECT) | |
3845 | return; | |
3846 | ||
3847 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
3848 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
3849 | ||
3850 | temp |= FDI_BC_BIFURCATION_SELECT; | |
3851 | DRM_DEBUG_KMS("enabling fdi C rx\n"); | |
3852 | I915_WRITE(SOUTH_CHICKEN1, temp); | |
3853 | POSTING_READ(SOUTH_CHICKEN1); | |
3854 | } | |
3855 | ||
3856 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
3857 | { | |
3858 | struct drm_device *dev = intel_crtc->base.dev; | |
3859 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3860 | ||
3861 | switch (intel_crtc->pipe) { | |
3862 | case PIPE_A: | |
3863 | break; | |
3864 | case PIPE_B: | |
6e3c9717 | 3865 | if (intel_crtc->config->fdi_lanes > 2) |
1fbc0d78 DV |
3866 | WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT); |
3867 | else | |
3868 | cpt_enable_fdi_bc_bifurcation(dev); | |
3869 | ||
3870 | break; | |
3871 | case PIPE_C: | |
3872 | cpt_enable_fdi_bc_bifurcation(dev); | |
3873 | ||
3874 | break; | |
3875 | default: | |
3876 | BUG(); | |
3877 | } | |
3878 | } | |
3879 | ||
f67a559d JB |
3880 | /* |
3881 | * Enable PCH resources required for PCH ports: | |
3882 | * - PCH PLLs | |
3883 | * - FDI training & RX/TX | |
3884 | * - update transcoder timings | |
3885 | * - DP transcoding bits | |
3886 | * - transcoder | |
3887 | */ | |
3888 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
3889 | { |
3890 | struct drm_device *dev = crtc->dev; | |
3891 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3892 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3893 | int pipe = intel_crtc->pipe; | |
ee7b9f93 | 3894 | u32 reg, temp; |
2c07245f | 3895 | |
ab9412ba | 3896 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 3897 | |
1fbc0d78 DV |
3898 | if (IS_IVYBRIDGE(dev)) |
3899 | ivybridge_update_fdi_bc_bifurcation(intel_crtc); | |
3900 | ||
cd986abb DV |
3901 | /* Write the TU size bits before fdi link training, so that error |
3902 | * detection works. */ | |
3903 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
3904 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
3905 | ||
c98e9dcf | 3906 | /* For PCH output, training FDI link */ |
674cf967 | 3907 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 3908 | |
3ad8a208 DV |
3909 | /* We need to program the right clock selection before writing the pixel |
3910 | * mutliplier into the DPLL. */ | |
303b81e0 | 3911 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 3912 | u32 sel; |
4b645f14 | 3913 | |
c98e9dcf | 3914 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
3915 | temp |= TRANS_DPLL_ENABLE(pipe); |
3916 | sel = TRANS_DPLLB_SEL(pipe); | |
6e3c9717 | 3917 | if (intel_crtc->config->shared_dpll == DPLL_ID_PCH_PLL_B) |
ee7b9f93 JB |
3918 | temp |= sel; |
3919 | else | |
3920 | temp &= ~sel; | |
c98e9dcf | 3921 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 3922 | } |
5eddb70b | 3923 | |
3ad8a208 DV |
3924 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
3925 | * transcoder, and we actually should do this to not upset any PCH | |
3926 | * transcoder that already use the clock when we share it. | |
3927 | * | |
3928 | * Note that enable_shared_dpll tries to do the right thing, but | |
3929 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
3930 | * the right LVDS enable sequence. */ | |
85b3894f | 3931 | intel_enable_shared_dpll(intel_crtc); |
3ad8a208 | 3932 | |
d9b6cb56 JB |
3933 | /* set transcoder timing, panel must allow it */ |
3934 | assert_panel_unlocked(dev_priv, pipe); | |
275f01b2 | 3935 | ironlake_pch_transcoder_set_timings(intel_crtc, pipe); |
8db9d77b | 3936 | |
303b81e0 | 3937 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 3938 | |
c98e9dcf | 3939 | /* For PCH DP, enable TRANS_DP_CTL */ |
6e3c9717 | 3940 | if (HAS_PCH_CPT(dev) && intel_crtc->config->has_dp_encoder) { |
dfd07d72 | 3941 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
5eddb70b CW |
3942 | reg = TRANS_DP_CTL(pipe); |
3943 | temp = I915_READ(reg); | |
3944 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
3945 | TRANS_DP_SYNC_MASK | |
3946 | TRANS_DP_BPC_MASK); | |
5eddb70b CW |
3947 | temp |= (TRANS_DP_OUTPUT_ENABLE | |
3948 | TRANS_DP_ENH_FRAMING); | |
9325c9f0 | 3949 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf JB |
3950 | |
3951 | if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC) | |
5eddb70b | 3952 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
c98e9dcf | 3953 | if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 3954 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
3955 | |
3956 | switch (intel_trans_dp_port_sel(crtc)) { | |
3957 | case PCH_DP_B: | |
5eddb70b | 3958 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf JB |
3959 | break; |
3960 | case PCH_DP_C: | |
5eddb70b | 3961 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf JB |
3962 | break; |
3963 | case PCH_DP_D: | |
5eddb70b | 3964 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
3965 | break; |
3966 | default: | |
e95d41e1 | 3967 | BUG(); |
32f9d658 | 3968 | } |
2c07245f | 3969 | |
5eddb70b | 3970 | I915_WRITE(reg, temp); |
6be4a607 | 3971 | } |
b52eb4dc | 3972 | |
b8a4f404 | 3973 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
3974 | } |
3975 | ||
1507e5bd PZ |
3976 | static void lpt_pch_enable(struct drm_crtc *crtc) |
3977 | { | |
3978 | struct drm_device *dev = crtc->dev; | |
3979 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3980 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6e3c9717 | 3981 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
1507e5bd | 3982 | |
ab9412ba | 3983 | assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A); |
1507e5bd | 3984 | |
8c52b5e8 | 3985 | lpt_program_iclkip(crtc); |
1507e5bd | 3986 | |
0540e488 | 3987 | /* Set transcoder timing. */ |
275f01b2 | 3988 | ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A); |
1507e5bd | 3989 | |
937bb610 | 3990 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
3991 | } |
3992 | ||
716c2e55 | 3993 | void intel_put_shared_dpll(struct intel_crtc *crtc) |
ee7b9f93 | 3994 | { |
e2b78267 | 3995 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
ee7b9f93 JB |
3996 | |
3997 | if (pll == NULL) | |
3998 | return; | |
3999 | ||
3e369b76 | 4000 | if (!(pll->config.crtc_mask & (1 << crtc->pipe))) { |
1e6f2ddc | 4001 | WARN(1, "bad %s crtc mask\n", pll->name); |
ee7b9f93 JB |
4002 | return; |
4003 | } | |
4004 | ||
3e369b76 ACO |
4005 | pll->config.crtc_mask &= ~(1 << crtc->pipe); |
4006 | if (pll->config.crtc_mask == 0) { | |
f4a091c7 DV |
4007 | WARN_ON(pll->on); |
4008 | WARN_ON(pll->active); | |
4009 | } | |
4010 | ||
6e3c9717 | 4011 | crtc->config->shared_dpll = DPLL_ID_PRIVATE; |
ee7b9f93 JB |
4012 | } |
4013 | ||
190f68c5 ACO |
4014 | struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc, |
4015 | struct intel_crtc_state *crtc_state) | |
ee7b9f93 | 4016 | { |
e2b78267 | 4017 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
8bd31e67 | 4018 | struct intel_shared_dpll *pll; |
e2b78267 | 4019 | enum intel_dpll_id i; |
ee7b9f93 | 4020 | |
98b6bd99 DV |
4021 | if (HAS_PCH_IBX(dev_priv->dev)) { |
4022 | /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */ | |
d94ab068 | 4023 | i = (enum intel_dpll_id) crtc->pipe; |
e72f9fbf | 4024 | pll = &dev_priv->shared_dplls[i]; |
98b6bd99 | 4025 | |
46edb027 DV |
4026 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", |
4027 | crtc->base.base.id, pll->name); | |
98b6bd99 | 4028 | |
8bd31e67 | 4029 | WARN_ON(pll->new_config->crtc_mask); |
f2a69f44 | 4030 | |
98b6bd99 DV |
4031 | goto found; |
4032 | } | |
4033 | ||
e72f9fbf DV |
4034 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
4035 | pll = &dev_priv->shared_dplls[i]; | |
ee7b9f93 JB |
4036 | |
4037 | /* Only want to check enabled timings first */ | |
8bd31e67 | 4038 | if (pll->new_config->crtc_mask == 0) |
ee7b9f93 JB |
4039 | continue; |
4040 | ||
190f68c5 | 4041 | if (memcmp(&crtc_state->dpll_hw_state, |
8bd31e67 ACO |
4042 | &pll->new_config->hw_state, |
4043 | sizeof(pll->new_config->hw_state)) == 0) { | |
4044 | DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n", | |
1e6f2ddc | 4045 | crtc->base.base.id, pll->name, |
8bd31e67 ACO |
4046 | pll->new_config->crtc_mask, |
4047 | pll->active); | |
ee7b9f93 JB |
4048 | goto found; |
4049 | } | |
4050 | } | |
4051 | ||
4052 | /* Ok no matching timings, maybe there's a free one? */ | |
e72f9fbf DV |
4053 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
4054 | pll = &dev_priv->shared_dplls[i]; | |
8bd31e67 | 4055 | if (pll->new_config->crtc_mask == 0) { |
46edb027 DV |
4056 | DRM_DEBUG_KMS("CRTC:%d allocated %s\n", |
4057 | crtc->base.base.id, pll->name); | |
ee7b9f93 JB |
4058 | goto found; |
4059 | } | |
4060 | } | |
4061 | ||
4062 | return NULL; | |
4063 | ||
4064 | found: | |
8bd31e67 | 4065 | if (pll->new_config->crtc_mask == 0) |
190f68c5 | 4066 | pll->new_config->hw_state = crtc_state->dpll_hw_state; |
f2a69f44 | 4067 | |
190f68c5 | 4068 | crtc_state->shared_dpll = i; |
46edb027 DV |
4069 | DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name, |
4070 | pipe_name(crtc->pipe)); | |
ee7b9f93 | 4071 | |
8bd31e67 | 4072 | pll->new_config->crtc_mask |= 1 << crtc->pipe; |
e04c7350 | 4073 | |
ee7b9f93 JB |
4074 | return pll; |
4075 | } | |
4076 | ||
8bd31e67 ACO |
4077 | /** |
4078 | * intel_shared_dpll_start_config - start a new PLL staged config | |
4079 | * @dev_priv: DRM device | |
4080 | * @clear_pipes: mask of pipes that will have their PLLs freed | |
4081 | * | |
4082 | * Starts a new PLL staged config, copying the current config but | |
4083 | * releasing the references of pipes specified in clear_pipes. | |
4084 | */ | |
4085 | static int intel_shared_dpll_start_config(struct drm_i915_private *dev_priv, | |
4086 | unsigned clear_pipes) | |
4087 | { | |
4088 | struct intel_shared_dpll *pll; | |
4089 | enum intel_dpll_id i; | |
4090 | ||
4091 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
4092 | pll = &dev_priv->shared_dplls[i]; | |
4093 | ||
4094 | pll->new_config = kmemdup(&pll->config, sizeof pll->config, | |
4095 | GFP_KERNEL); | |
4096 | if (!pll->new_config) | |
4097 | goto cleanup; | |
4098 | ||
4099 | pll->new_config->crtc_mask &= ~clear_pipes; | |
4100 | } | |
4101 | ||
4102 | return 0; | |
4103 | ||
4104 | cleanup: | |
4105 | while (--i >= 0) { | |
4106 | pll = &dev_priv->shared_dplls[i]; | |
f354d733 | 4107 | kfree(pll->new_config); |
8bd31e67 ACO |
4108 | pll->new_config = NULL; |
4109 | } | |
4110 | ||
4111 | return -ENOMEM; | |
4112 | } | |
4113 | ||
4114 | static void intel_shared_dpll_commit(struct drm_i915_private *dev_priv) | |
4115 | { | |
4116 | struct intel_shared_dpll *pll; | |
4117 | enum intel_dpll_id i; | |
4118 | ||
4119 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
4120 | pll = &dev_priv->shared_dplls[i]; | |
4121 | ||
4122 | WARN_ON(pll->new_config == &pll->config); | |
4123 | ||
4124 | pll->config = *pll->new_config; | |
4125 | kfree(pll->new_config); | |
4126 | pll->new_config = NULL; | |
4127 | } | |
4128 | } | |
4129 | ||
4130 | static void intel_shared_dpll_abort_config(struct drm_i915_private *dev_priv) | |
4131 | { | |
4132 | struct intel_shared_dpll *pll; | |
4133 | enum intel_dpll_id i; | |
4134 | ||
4135 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
4136 | pll = &dev_priv->shared_dplls[i]; | |
4137 | ||
4138 | WARN_ON(pll->new_config == &pll->config); | |
4139 | ||
4140 | kfree(pll->new_config); | |
4141 | pll->new_config = NULL; | |
4142 | } | |
4143 | } | |
4144 | ||
a1520318 | 4145 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 JB |
4146 | { |
4147 | struct drm_i915_private *dev_priv = dev->dev_private; | |
23670b32 | 4148 | int dslreg = PIPEDSL(pipe); |
d4270e57 JB |
4149 | u32 temp; |
4150 | ||
4151 | temp = I915_READ(dslreg); | |
4152 | udelay(500); | |
4153 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 4154 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 4155 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
4156 | } |
4157 | } | |
4158 | ||
bd2e244f JB |
4159 | static void skylake_pfit_enable(struct intel_crtc *crtc) |
4160 | { | |
4161 | struct drm_device *dev = crtc->base.dev; | |
4162 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4163 | int pipe = crtc->pipe; | |
4164 | ||
6e3c9717 | 4165 | if (crtc->config->pch_pfit.enabled) { |
bd2e244f | 4166 | I915_WRITE(PS_CTL(pipe), PS_ENABLE); |
6e3c9717 ACO |
4167 | I915_WRITE(PS_WIN_POS(pipe), crtc->config->pch_pfit.pos); |
4168 | I915_WRITE(PS_WIN_SZ(pipe), crtc->config->pch_pfit.size); | |
bd2e244f JB |
4169 | } |
4170 | } | |
4171 | ||
b074cec8 JB |
4172 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
4173 | { | |
4174 | struct drm_device *dev = crtc->base.dev; | |
4175 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4176 | int pipe = crtc->pipe; | |
4177 | ||
6e3c9717 | 4178 | if (crtc->config->pch_pfit.enabled) { |
b074cec8 JB |
4179 | /* Force use of hard-coded filter coefficients |
4180 | * as some pre-programmed values are broken, | |
4181 | * e.g. x201. | |
4182 | */ | |
4183 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
4184 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | | |
4185 | PF_PIPE_SEL_IVB(pipe)); | |
4186 | else | |
4187 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
6e3c9717 ACO |
4188 | I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos); |
4189 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size); | |
d4270e57 JB |
4190 | } |
4191 | } | |
4192 | ||
4a3b8769 | 4193 | static void intel_enable_sprite_planes(struct drm_crtc *crtc) |
bb53d4ae VS |
4194 | { |
4195 | struct drm_device *dev = crtc->dev; | |
4196 | enum pipe pipe = to_intel_crtc(crtc)->pipe; | |
af2b653b | 4197 | struct drm_plane *plane; |
bb53d4ae VS |
4198 | struct intel_plane *intel_plane; |
4199 | ||
af2b653b MR |
4200 | drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) { |
4201 | intel_plane = to_intel_plane(plane); | |
bb53d4ae VS |
4202 | if (intel_plane->pipe == pipe) |
4203 | intel_plane_restore(&intel_plane->base); | |
af2b653b | 4204 | } |
bb53d4ae VS |
4205 | } |
4206 | ||
0d703d4e MR |
4207 | /* |
4208 | * Disable a plane internally without actually modifying the plane's state. | |
4209 | * This will allow us to easily restore the plane later by just reprogramming | |
4210 | * its state. | |
4211 | */ | |
4212 | static void disable_plane_internal(struct drm_plane *plane) | |
4213 | { | |
4214 | struct intel_plane *intel_plane = to_intel_plane(plane); | |
4215 | struct drm_plane_state *state = | |
4216 | plane->funcs->atomic_duplicate_state(plane); | |
4217 | struct intel_plane_state *intel_state = to_intel_plane_state(state); | |
4218 | ||
4219 | intel_state->visible = false; | |
4220 | intel_plane->commit_plane(plane, intel_state); | |
4221 | ||
4222 | intel_plane_destroy_state(plane, state); | |
4223 | } | |
4224 | ||
4a3b8769 | 4225 | static void intel_disable_sprite_planes(struct drm_crtc *crtc) |
bb53d4ae VS |
4226 | { |
4227 | struct drm_device *dev = crtc->dev; | |
4228 | enum pipe pipe = to_intel_crtc(crtc)->pipe; | |
af2b653b | 4229 | struct drm_plane *plane; |
bb53d4ae VS |
4230 | struct intel_plane *intel_plane; |
4231 | ||
af2b653b MR |
4232 | drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) { |
4233 | intel_plane = to_intel_plane(plane); | |
0d703d4e MR |
4234 | if (plane->fb && intel_plane->pipe == pipe) |
4235 | disable_plane_internal(plane); | |
af2b653b | 4236 | } |
bb53d4ae VS |
4237 | } |
4238 | ||
20bc8673 | 4239 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 | 4240 | { |
cea165c3 VS |
4241 | struct drm_device *dev = crtc->base.dev; |
4242 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d77e4531 | 4243 | |
6e3c9717 | 4244 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4245 | return; |
4246 | ||
cea165c3 VS |
4247 | /* We can only enable IPS after we enable a plane and wait for a vblank */ |
4248 | intel_wait_for_vblank(dev, crtc->pipe); | |
4249 | ||
d77e4531 | 4250 | assert_plane_enabled(dev_priv, crtc->plane); |
cea165c3 | 4251 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4252 | mutex_lock(&dev_priv->rps.hw_lock); |
4253 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000)); | |
4254 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4255 | /* Quoting Art Runyan: "its not safe to expect any particular | |
4256 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
4257 | * mailbox." Moreover, the mailbox may return a bogus state, |
4258 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
4259 | */ |
4260 | } else { | |
4261 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
4262 | /* The bit only becomes 1 in the next vblank, so this wait here | |
4263 | * is essentially intel_wait_for_vblank. If we don't have this | |
4264 | * and don't wait for vblanks until the end of crtc_enable, then | |
4265 | * the HW state readout code will complain that the expected | |
4266 | * IPS_CTL value is not the one we read. */ | |
4267 | if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50)) | |
4268 | DRM_ERROR("Timed out waiting for IPS enable\n"); | |
4269 | } | |
d77e4531 PZ |
4270 | } |
4271 | ||
20bc8673 | 4272 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
4273 | { |
4274 | struct drm_device *dev = crtc->base.dev; | |
4275 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4276 | ||
6e3c9717 | 4277 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4278 | return; |
4279 | ||
4280 | assert_plane_enabled(dev_priv, crtc->plane); | |
23d0b130 | 4281 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4282 | mutex_lock(&dev_priv->rps.hw_lock); |
4283 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
4284 | mutex_unlock(&dev_priv->rps.hw_lock); | |
23d0b130 BW |
4285 | /* wait for pcode to finish disabling IPS, which may take up to 42ms */ |
4286 | if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42)) | |
4287 | DRM_ERROR("Timed out waiting for IPS disable\n"); | |
e59150dc | 4288 | } else { |
2a114cc1 | 4289 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
4290 | POSTING_READ(IPS_CTL); |
4291 | } | |
d77e4531 PZ |
4292 | |
4293 | /* We need to wait for a vblank before we can disable the plane. */ | |
4294 | intel_wait_for_vblank(dev, crtc->pipe); | |
4295 | } | |
4296 | ||
4297 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ | |
4298 | static void intel_crtc_load_lut(struct drm_crtc *crtc) | |
4299 | { | |
4300 | struct drm_device *dev = crtc->dev; | |
4301 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4302 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4303 | enum pipe pipe = intel_crtc->pipe; | |
4304 | int palreg = PALETTE(pipe); | |
4305 | int i; | |
4306 | bool reenable_ips = false; | |
4307 | ||
4308 | /* The clocks have to be on to load the palette. */ | |
83d65738 | 4309 | if (!crtc->state->enable || !intel_crtc->active) |
d77e4531 PZ |
4310 | return; |
4311 | ||
4312 | if (!HAS_PCH_SPLIT(dev_priv->dev)) { | |
409ee761 | 4313 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI)) |
d77e4531 PZ |
4314 | assert_dsi_pll_enabled(dev_priv); |
4315 | else | |
4316 | assert_pll_enabled(dev_priv, pipe); | |
4317 | } | |
4318 | ||
4319 | /* use legacy palette for Ironlake */ | |
7a1db49a | 4320 | if (!HAS_GMCH_DISPLAY(dev)) |
d77e4531 PZ |
4321 | palreg = LGC_PALETTE(pipe); |
4322 | ||
4323 | /* Workaround : Do not read or write the pipe palette/gamma data while | |
4324 | * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled. | |
4325 | */ | |
6e3c9717 | 4326 | if (IS_HASWELL(dev) && intel_crtc->config->ips_enabled && |
d77e4531 PZ |
4327 | ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) == |
4328 | GAMMA_MODE_MODE_SPLIT)) { | |
4329 | hsw_disable_ips(intel_crtc); | |
4330 | reenable_ips = true; | |
4331 | } | |
4332 | ||
4333 | for (i = 0; i < 256; i++) { | |
4334 | I915_WRITE(palreg + 4 * i, | |
4335 | (intel_crtc->lut_r[i] << 16) | | |
4336 | (intel_crtc->lut_g[i] << 8) | | |
4337 | intel_crtc->lut_b[i]); | |
4338 | } | |
4339 | ||
4340 | if (reenable_ips) | |
4341 | hsw_enable_ips(intel_crtc); | |
4342 | } | |
4343 | ||
d3eedb1a VS |
4344 | static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable) |
4345 | { | |
4346 | if (!enable && intel_crtc->overlay) { | |
4347 | struct drm_device *dev = intel_crtc->base.dev; | |
4348 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4349 | ||
4350 | mutex_lock(&dev->struct_mutex); | |
4351 | dev_priv->mm.interruptible = false; | |
4352 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
4353 | dev_priv->mm.interruptible = true; | |
4354 | mutex_unlock(&dev->struct_mutex); | |
4355 | } | |
4356 | ||
4357 | /* Let userspace switch the overlay on again. In most cases userspace | |
4358 | * has to recompute where to put it anyway. | |
4359 | */ | |
4360 | } | |
4361 | ||
d3eedb1a | 4362 | static void intel_crtc_enable_planes(struct drm_crtc *crtc) |
a5c4d7bc VS |
4363 | { |
4364 | struct drm_device *dev = crtc->dev; | |
a5c4d7bc VS |
4365 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4366 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4367 | |
fdd508a6 | 4368 | intel_enable_primary_hw_plane(crtc->primary, crtc); |
4a3b8769 | 4369 | intel_enable_sprite_planes(crtc); |
a5c4d7bc | 4370 | intel_crtc_update_cursor(crtc, true); |
d3eedb1a | 4371 | intel_crtc_dpms_overlay(intel_crtc, true); |
a5c4d7bc VS |
4372 | |
4373 | hsw_enable_ips(intel_crtc); | |
4374 | ||
4375 | mutex_lock(&dev->struct_mutex); | |
7ff0ebcc | 4376 | intel_fbc_update(dev); |
a5c4d7bc | 4377 | mutex_unlock(&dev->struct_mutex); |
f99d7069 DV |
4378 | |
4379 | /* | |
4380 | * FIXME: Once we grow proper nuclear flip support out of this we need | |
4381 | * to compute the mask of flip planes precisely. For the time being | |
4382 | * consider this a flip from a NULL plane. | |
4383 | */ | |
4384 | intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe)); | |
a5c4d7bc VS |
4385 | } |
4386 | ||
d3eedb1a | 4387 | static void intel_crtc_disable_planes(struct drm_crtc *crtc) |
a5c4d7bc VS |
4388 | { |
4389 | struct drm_device *dev = crtc->dev; | |
4390 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4391 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4392 | int pipe = intel_crtc->pipe; | |
a5c4d7bc VS |
4393 | |
4394 | intel_crtc_wait_for_pending_flips(crtc); | |
a5c4d7bc | 4395 | |
e35fef21 | 4396 | if (dev_priv->fbc.crtc == intel_crtc) |
7ff0ebcc | 4397 | intel_fbc_disable(dev); |
a5c4d7bc VS |
4398 | |
4399 | hsw_disable_ips(intel_crtc); | |
4400 | ||
d3eedb1a | 4401 | intel_crtc_dpms_overlay(intel_crtc, false); |
a5c4d7bc | 4402 | intel_crtc_update_cursor(crtc, false); |
4a3b8769 | 4403 | intel_disable_sprite_planes(crtc); |
fdd508a6 | 4404 | intel_disable_primary_hw_plane(crtc->primary, crtc); |
f98551ae | 4405 | |
f99d7069 DV |
4406 | /* |
4407 | * FIXME: Once we grow proper nuclear flip support out of this we need | |
4408 | * to compute the mask of flip planes precisely. For the time being | |
4409 | * consider this a flip to a NULL plane. | |
4410 | */ | |
4411 | intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe)); | |
a5c4d7bc VS |
4412 | } |
4413 | ||
f67a559d JB |
4414 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
4415 | { | |
4416 | struct drm_device *dev = crtc->dev; | |
4417 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4418 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4419 | struct intel_encoder *encoder; |
f67a559d | 4420 | int pipe = intel_crtc->pipe; |
f67a559d | 4421 | |
83d65738 | 4422 | WARN_ON(!crtc->state->enable); |
08a48469 | 4423 | |
f67a559d JB |
4424 | if (intel_crtc->active) |
4425 | return; | |
4426 | ||
6e3c9717 | 4427 | if (intel_crtc->config->has_pch_encoder) |
b14b1055 DV |
4428 | intel_prepare_shared_dpll(intel_crtc); |
4429 | ||
6e3c9717 | 4430 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4431 | intel_dp_set_m_n(intel_crtc, M1_N1); |
29407aab DV |
4432 | |
4433 | intel_set_pipe_timings(intel_crtc); | |
4434 | ||
6e3c9717 | 4435 | if (intel_crtc->config->has_pch_encoder) { |
29407aab | 4436 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4437 | &intel_crtc->config->fdi_m_n, NULL); |
29407aab DV |
4438 | } |
4439 | ||
4440 | ironlake_set_pipeconf(crtc); | |
4441 | ||
f67a559d | 4442 | intel_crtc->active = true; |
8664281b | 4443 | |
a72e4c9f DV |
4444 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4445 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); | |
8664281b | 4446 | |
f6736a1a | 4447 | for_each_encoder_on_crtc(dev, crtc, encoder) |
952735ee DV |
4448 | if (encoder->pre_enable) |
4449 | encoder->pre_enable(encoder); | |
f67a559d | 4450 | |
6e3c9717 | 4451 | if (intel_crtc->config->has_pch_encoder) { |
fff367c7 DV |
4452 | /* Note: FDI PLL enabling _must_ be done before we enable the |
4453 | * cpu pipes, hence this is separate from all the other fdi/pch | |
4454 | * enabling. */ | |
88cefb6c | 4455 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
4456 | } else { |
4457 | assert_fdi_tx_disabled(dev_priv, pipe); | |
4458 | assert_fdi_rx_disabled(dev_priv, pipe); | |
4459 | } | |
f67a559d | 4460 | |
b074cec8 | 4461 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 4462 | |
9c54c0dd JB |
4463 | /* |
4464 | * On ILK+ LUT must be loaded before the pipe is running but with | |
4465 | * clocks enabled | |
4466 | */ | |
4467 | intel_crtc_load_lut(crtc); | |
4468 | ||
f37fcc2a | 4469 | intel_update_watermarks(crtc); |
e1fdc473 | 4470 | intel_enable_pipe(intel_crtc); |
f67a559d | 4471 | |
6e3c9717 | 4472 | if (intel_crtc->config->has_pch_encoder) |
f67a559d | 4473 | ironlake_pch_enable(crtc); |
c98e9dcf | 4474 | |
f9b61ff6 DV |
4475 | assert_vblank_disabled(crtc); |
4476 | drm_crtc_vblank_on(crtc); | |
4477 | ||
fa5c73b1 DV |
4478 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4479 | encoder->enable(encoder); | |
61b77ddd DV |
4480 | |
4481 | if (HAS_PCH_CPT(dev)) | |
a1520318 | 4482 | cpt_verify_modeset(dev, intel_crtc->pipe); |
6ce94100 | 4483 | |
d3eedb1a | 4484 | intel_crtc_enable_planes(crtc); |
6be4a607 JB |
4485 | } |
4486 | ||
42db64ef PZ |
4487 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
4488 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
4489 | { | |
f5adf94e | 4490 | return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A; |
42db64ef PZ |
4491 | } |
4492 | ||
e4916946 PZ |
4493 | /* |
4494 | * This implements the workaround described in the "notes" section of the mode | |
4495 | * set sequence documentation. When going from no pipes or single pipe to | |
4496 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
4497 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
4498 | */ | |
4499 | static void haswell_mode_set_planes_workaround(struct intel_crtc *crtc) | |
4500 | { | |
4501 | struct drm_device *dev = crtc->base.dev; | |
4502 | struct intel_crtc *crtc_it, *other_active_crtc = NULL; | |
4503 | ||
4504 | /* We want to get the other_active_crtc only if there's only 1 other | |
4505 | * active crtc. */ | |
d3fcc808 | 4506 | for_each_intel_crtc(dev, crtc_it) { |
e4916946 PZ |
4507 | if (!crtc_it->active || crtc_it == crtc) |
4508 | continue; | |
4509 | ||
4510 | if (other_active_crtc) | |
4511 | return; | |
4512 | ||
4513 | other_active_crtc = crtc_it; | |
4514 | } | |
4515 | if (!other_active_crtc) | |
4516 | return; | |
4517 | ||
4518 | intel_wait_for_vblank(dev, other_active_crtc->pipe); | |
4519 | intel_wait_for_vblank(dev, other_active_crtc->pipe); | |
4520 | } | |
4521 | ||
4f771f10 PZ |
4522 | static void haswell_crtc_enable(struct drm_crtc *crtc) |
4523 | { | |
4524 | struct drm_device *dev = crtc->dev; | |
4525 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4526 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4527 | struct intel_encoder *encoder; | |
4528 | int pipe = intel_crtc->pipe; | |
4f771f10 | 4529 | |
83d65738 | 4530 | WARN_ON(!crtc->state->enable); |
4f771f10 PZ |
4531 | |
4532 | if (intel_crtc->active) | |
4533 | return; | |
4534 | ||
df8ad70c DV |
4535 | if (intel_crtc_to_shared_dpll(intel_crtc)) |
4536 | intel_enable_shared_dpll(intel_crtc); | |
4537 | ||
6e3c9717 | 4538 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4539 | intel_dp_set_m_n(intel_crtc, M1_N1); |
229fca97 DV |
4540 | |
4541 | intel_set_pipe_timings(intel_crtc); | |
4542 | ||
6e3c9717 ACO |
4543 | if (intel_crtc->config->cpu_transcoder != TRANSCODER_EDP) { |
4544 | I915_WRITE(PIPE_MULT(intel_crtc->config->cpu_transcoder), | |
4545 | intel_crtc->config->pixel_multiplier - 1); | |
ebb69c95 CT |
4546 | } |
4547 | ||
6e3c9717 | 4548 | if (intel_crtc->config->has_pch_encoder) { |
229fca97 | 4549 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4550 | &intel_crtc->config->fdi_m_n, NULL); |
229fca97 DV |
4551 | } |
4552 | ||
4553 | haswell_set_pipeconf(crtc); | |
4554 | ||
4555 | intel_set_pipe_csc(crtc); | |
4556 | ||
4f771f10 | 4557 | intel_crtc->active = true; |
8664281b | 4558 | |
a72e4c9f | 4559 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4f771f10 PZ |
4560 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4561 | if (encoder->pre_enable) | |
4562 | encoder->pre_enable(encoder); | |
4563 | ||
6e3c9717 | 4564 | if (intel_crtc->config->has_pch_encoder) { |
a72e4c9f DV |
4565 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
4566 | true); | |
4fe9467d ID |
4567 | dev_priv->display.fdi_link_train(crtc); |
4568 | } | |
4569 | ||
1f544388 | 4570 | intel_ddi_enable_pipe_clock(intel_crtc); |
4f771f10 | 4571 | |
bd2e244f JB |
4572 | if (IS_SKYLAKE(dev)) |
4573 | skylake_pfit_enable(intel_crtc); | |
4574 | else | |
4575 | ironlake_pfit_enable(intel_crtc); | |
4f771f10 PZ |
4576 | |
4577 | /* | |
4578 | * On ILK+ LUT must be loaded before the pipe is running but with | |
4579 | * clocks enabled | |
4580 | */ | |
4581 | intel_crtc_load_lut(crtc); | |
4582 | ||
1f544388 | 4583 | intel_ddi_set_pipe_settings(crtc); |
8228c251 | 4584 | intel_ddi_enable_transcoder_func(crtc); |
4f771f10 | 4585 | |
f37fcc2a | 4586 | intel_update_watermarks(crtc); |
e1fdc473 | 4587 | intel_enable_pipe(intel_crtc); |
42db64ef | 4588 | |
6e3c9717 | 4589 | if (intel_crtc->config->has_pch_encoder) |
1507e5bd | 4590 | lpt_pch_enable(crtc); |
4f771f10 | 4591 | |
6e3c9717 | 4592 | if (intel_crtc->config->dp_encoder_is_mst) |
0e32b39c DA |
4593 | intel_ddi_set_vc_payload_alloc(crtc, true); |
4594 | ||
f9b61ff6 DV |
4595 | assert_vblank_disabled(crtc); |
4596 | drm_crtc_vblank_on(crtc); | |
4597 | ||
8807e55b | 4598 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 | 4599 | encoder->enable(encoder); |
8807e55b JN |
4600 | intel_opregion_notify_encoder(encoder, true); |
4601 | } | |
4f771f10 | 4602 | |
e4916946 PZ |
4603 | /* If we change the relative order between pipe/planes enabling, we need |
4604 | * to change the workaround. */ | |
4605 | haswell_mode_set_planes_workaround(intel_crtc); | |
d3eedb1a | 4606 | intel_crtc_enable_planes(crtc); |
4f771f10 PZ |
4607 | } |
4608 | ||
bd2e244f JB |
4609 | static void skylake_pfit_disable(struct intel_crtc *crtc) |
4610 | { | |
4611 | struct drm_device *dev = crtc->base.dev; | |
4612 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4613 | int pipe = crtc->pipe; | |
4614 | ||
4615 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
4616 | * it's in use. The hw state code will make sure we get this right. */ | |
6e3c9717 | 4617 | if (crtc->config->pch_pfit.enabled) { |
bd2e244f JB |
4618 | I915_WRITE(PS_CTL(pipe), 0); |
4619 | I915_WRITE(PS_WIN_POS(pipe), 0); | |
4620 | I915_WRITE(PS_WIN_SZ(pipe), 0); | |
4621 | } | |
4622 | } | |
4623 | ||
3f8dce3a DV |
4624 | static void ironlake_pfit_disable(struct intel_crtc *crtc) |
4625 | { | |
4626 | struct drm_device *dev = crtc->base.dev; | |
4627 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4628 | int pipe = crtc->pipe; | |
4629 | ||
4630 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
4631 | * it's in use. The hw state code will make sure we get this right. */ | |
6e3c9717 | 4632 | if (crtc->config->pch_pfit.enabled) { |
3f8dce3a DV |
4633 | I915_WRITE(PF_CTL(pipe), 0); |
4634 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
4635 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
4636 | } | |
4637 | } | |
4638 | ||
6be4a607 JB |
4639 | static void ironlake_crtc_disable(struct drm_crtc *crtc) |
4640 | { | |
4641 | struct drm_device *dev = crtc->dev; | |
4642 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4643 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4644 | struct intel_encoder *encoder; |
6be4a607 | 4645 | int pipe = intel_crtc->pipe; |
5eddb70b | 4646 | u32 reg, temp; |
b52eb4dc | 4647 | |
f7abfe8b CW |
4648 | if (!intel_crtc->active) |
4649 | return; | |
4650 | ||
d3eedb1a | 4651 | intel_crtc_disable_planes(crtc); |
a5c4d7bc | 4652 | |
ea9d758d DV |
4653 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4654 | encoder->disable(encoder); | |
4655 | ||
f9b61ff6 DV |
4656 | drm_crtc_vblank_off(crtc); |
4657 | assert_vblank_disabled(crtc); | |
4658 | ||
6e3c9717 | 4659 | if (intel_crtc->config->has_pch_encoder) |
a72e4c9f | 4660 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); |
d925c59a | 4661 | |
575f7ab7 | 4662 | intel_disable_pipe(intel_crtc); |
32f9d658 | 4663 | |
3f8dce3a | 4664 | ironlake_pfit_disable(intel_crtc); |
2c07245f | 4665 | |
bf49ec8c DV |
4666 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4667 | if (encoder->post_disable) | |
4668 | encoder->post_disable(encoder); | |
2c07245f | 4669 | |
6e3c9717 | 4670 | if (intel_crtc->config->has_pch_encoder) { |
d925c59a | 4671 | ironlake_fdi_disable(crtc); |
913d8d11 | 4672 | |
d925c59a | 4673 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
6be4a607 | 4674 | |
d925c59a DV |
4675 | if (HAS_PCH_CPT(dev)) { |
4676 | /* disable TRANS_DP_CTL */ | |
4677 | reg = TRANS_DP_CTL(pipe); | |
4678 | temp = I915_READ(reg); | |
4679 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
4680 | TRANS_DP_PORT_SEL_MASK); | |
4681 | temp |= TRANS_DP_PORT_SEL_NONE; | |
4682 | I915_WRITE(reg, temp); | |
4683 | ||
4684 | /* disable DPLL_SEL */ | |
4685 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 4686 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 4687 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 4688 | } |
e3421a18 | 4689 | |
d925c59a | 4690 | /* disable PCH DPLL */ |
e72f9fbf | 4691 | intel_disable_shared_dpll(intel_crtc); |
8db9d77b | 4692 | |
d925c59a DV |
4693 | ironlake_fdi_pll_disable(intel_crtc); |
4694 | } | |
6b383a7f | 4695 | |
f7abfe8b | 4696 | intel_crtc->active = false; |
46ba614c | 4697 | intel_update_watermarks(crtc); |
d1ebd816 BW |
4698 | |
4699 | mutex_lock(&dev->struct_mutex); | |
7ff0ebcc | 4700 | intel_fbc_update(dev); |
d1ebd816 | 4701 | mutex_unlock(&dev->struct_mutex); |
6be4a607 | 4702 | } |
1b3c7a47 | 4703 | |
4f771f10 | 4704 | static void haswell_crtc_disable(struct drm_crtc *crtc) |
ee7b9f93 | 4705 | { |
4f771f10 PZ |
4706 | struct drm_device *dev = crtc->dev; |
4707 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee7b9f93 | 4708 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4f771f10 | 4709 | struct intel_encoder *encoder; |
6e3c9717 | 4710 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee7b9f93 | 4711 | |
4f771f10 PZ |
4712 | if (!intel_crtc->active) |
4713 | return; | |
4714 | ||
d3eedb1a | 4715 | intel_crtc_disable_planes(crtc); |
dda9a66a | 4716 | |
8807e55b JN |
4717 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4718 | intel_opregion_notify_encoder(encoder, false); | |
4f771f10 | 4719 | encoder->disable(encoder); |
8807e55b | 4720 | } |
4f771f10 | 4721 | |
f9b61ff6 DV |
4722 | drm_crtc_vblank_off(crtc); |
4723 | assert_vblank_disabled(crtc); | |
4724 | ||
6e3c9717 | 4725 | if (intel_crtc->config->has_pch_encoder) |
a72e4c9f DV |
4726 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
4727 | false); | |
575f7ab7 | 4728 | intel_disable_pipe(intel_crtc); |
4f771f10 | 4729 | |
6e3c9717 | 4730 | if (intel_crtc->config->dp_encoder_is_mst) |
a4bf214f VS |
4731 | intel_ddi_set_vc_payload_alloc(crtc, false); |
4732 | ||
ad80a810 | 4733 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 4734 | |
bd2e244f JB |
4735 | if (IS_SKYLAKE(dev)) |
4736 | skylake_pfit_disable(intel_crtc); | |
4737 | else | |
4738 | ironlake_pfit_disable(intel_crtc); | |
4f771f10 | 4739 | |
1f544388 | 4740 | intel_ddi_disable_pipe_clock(intel_crtc); |
4f771f10 | 4741 | |
6e3c9717 | 4742 | if (intel_crtc->config->has_pch_encoder) { |
ab4d966c | 4743 | lpt_disable_pch_transcoder(dev_priv); |
1ad960f2 | 4744 | intel_ddi_fdi_disable(crtc); |
83616634 | 4745 | } |
4f771f10 | 4746 | |
97b040aa ID |
4747 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4748 | if (encoder->post_disable) | |
4749 | encoder->post_disable(encoder); | |
4750 | ||
4f771f10 | 4751 | intel_crtc->active = false; |
46ba614c | 4752 | intel_update_watermarks(crtc); |
4f771f10 PZ |
4753 | |
4754 | mutex_lock(&dev->struct_mutex); | |
7ff0ebcc | 4755 | intel_fbc_update(dev); |
4f771f10 | 4756 | mutex_unlock(&dev->struct_mutex); |
df8ad70c DV |
4757 | |
4758 | if (intel_crtc_to_shared_dpll(intel_crtc)) | |
4759 | intel_disable_shared_dpll(intel_crtc); | |
4f771f10 PZ |
4760 | } |
4761 | ||
ee7b9f93 JB |
4762 | static void ironlake_crtc_off(struct drm_crtc *crtc) |
4763 | { | |
4764 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
e72f9fbf | 4765 | intel_put_shared_dpll(intel_crtc); |
ee7b9f93 JB |
4766 | } |
4767 | ||
6441ab5f | 4768 | |
2dd24552 JB |
4769 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
4770 | { | |
4771 | struct drm_device *dev = crtc->base.dev; | |
4772 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 4773 | struct intel_crtc_state *pipe_config = crtc->config; |
2dd24552 | 4774 | |
681a8504 | 4775 | if (!pipe_config->gmch_pfit.control) |
2dd24552 JB |
4776 | return; |
4777 | ||
2dd24552 | 4778 | /* |
c0b03411 DV |
4779 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
4780 | * according to register description and PRM. | |
2dd24552 | 4781 | */ |
c0b03411 DV |
4782 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
4783 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 4784 | |
b074cec8 JB |
4785 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
4786 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
4787 | |
4788 | /* Border color in case we don't scale up to the full screen. Black by | |
4789 | * default, change to something else for debugging. */ | |
4790 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
4791 | } |
4792 | ||
d05410f9 DA |
4793 | static enum intel_display_power_domain port_to_power_domain(enum port port) |
4794 | { | |
4795 | switch (port) { | |
4796 | case PORT_A: | |
4797 | return POWER_DOMAIN_PORT_DDI_A_4_LANES; | |
4798 | case PORT_B: | |
4799 | return POWER_DOMAIN_PORT_DDI_B_4_LANES; | |
4800 | case PORT_C: | |
4801 | return POWER_DOMAIN_PORT_DDI_C_4_LANES; | |
4802 | case PORT_D: | |
4803 | return POWER_DOMAIN_PORT_DDI_D_4_LANES; | |
4804 | default: | |
4805 | WARN_ON_ONCE(1); | |
4806 | return POWER_DOMAIN_PORT_OTHER; | |
4807 | } | |
4808 | } | |
4809 | ||
77d22dca ID |
4810 | #define for_each_power_domain(domain, mask) \ |
4811 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
4812 | if ((1 << (domain)) & (mask)) | |
4813 | ||
319be8ae ID |
4814 | enum intel_display_power_domain |
4815 | intel_display_port_power_domain(struct intel_encoder *intel_encoder) | |
4816 | { | |
4817 | struct drm_device *dev = intel_encoder->base.dev; | |
4818 | struct intel_digital_port *intel_dig_port; | |
4819 | ||
4820 | switch (intel_encoder->type) { | |
4821 | case INTEL_OUTPUT_UNKNOWN: | |
4822 | /* Only DDI platforms should ever use this output type */ | |
4823 | WARN_ON_ONCE(!HAS_DDI(dev)); | |
4824 | case INTEL_OUTPUT_DISPLAYPORT: | |
4825 | case INTEL_OUTPUT_HDMI: | |
4826 | case INTEL_OUTPUT_EDP: | |
4827 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
d05410f9 | 4828 | return port_to_power_domain(intel_dig_port->port); |
0e32b39c DA |
4829 | case INTEL_OUTPUT_DP_MST: |
4830 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
4831 | return port_to_power_domain(intel_dig_port->port); | |
319be8ae ID |
4832 | case INTEL_OUTPUT_ANALOG: |
4833 | return POWER_DOMAIN_PORT_CRT; | |
4834 | case INTEL_OUTPUT_DSI: | |
4835 | return POWER_DOMAIN_PORT_DSI; | |
4836 | default: | |
4837 | return POWER_DOMAIN_PORT_OTHER; | |
4838 | } | |
4839 | } | |
4840 | ||
4841 | static unsigned long get_crtc_power_domains(struct drm_crtc *crtc) | |
77d22dca | 4842 | { |
319be8ae ID |
4843 | struct drm_device *dev = crtc->dev; |
4844 | struct intel_encoder *intel_encoder; | |
4845 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4846 | enum pipe pipe = intel_crtc->pipe; | |
77d22dca ID |
4847 | unsigned long mask; |
4848 | enum transcoder transcoder; | |
4849 | ||
4850 | transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe); | |
4851 | ||
4852 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); | |
4853 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
6e3c9717 ACO |
4854 | if (intel_crtc->config->pch_pfit.enabled || |
4855 | intel_crtc->config->pch_pfit.force_thru) | |
77d22dca ID |
4856 | mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); |
4857 | ||
319be8ae ID |
4858 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) |
4859 | mask |= BIT(intel_display_port_power_domain(intel_encoder)); | |
4860 | ||
77d22dca ID |
4861 | return mask; |
4862 | } | |
4863 | ||
77d22dca ID |
4864 | static void modeset_update_crtc_power_domains(struct drm_device *dev) |
4865 | { | |
4866 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4867 | unsigned long pipe_domains[I915_MAX_PIPES] = { 0, }; | |
4868 | struct intel_crtc *crtc; | |
4869 | ||
4870 | /* | |
4871 | * First get all needed power domains, then put all unneeded, to avoid | |
4872 | * any unnecessary toggling of the power wells. | |
4873 | */ | |
d3fcc808 | 4874 | for_each_intel_crtc(dev, crtc) { |
77d22dca ID |
4875 | enum intel_display_power_domain domain; |
4876 | ||
83d65738 | 4877 | if (!crtc->base.state->enable) |
77d22dca ID |
4878 | continue; |
4879 | ||
319be8ae | 4880 | pipe_domains[crtc->pipe] = get_crtc_power_domains(&crtc->base); |
77d22dca ID |
4881 | |
4882 | for_each_power_domain(domain, pipe_domains[crtc->pipe]) | |
4883 | intel_display_power_get(dev_priv, domain); | |
4884 | } | |
4885 | ||
50f6e502 VS |
4886 | if (dev_priv->display.modeset_global_resources) |
4887 | dev_priv->display.modeset_global_resources(dev); | |
4888 | ||
d3fcc808 | 4889 | for_each_intel_crtc(dev, crtc) { |
77d22dca ID |
4890 | enum intel_display_power_domain domain; |
4891 | ||
4892 | for_each_power_domain(domain, crtc->enabled_power_domains) | |
4893 | intel_display_power_put(dev_priv, domain); | |
4894 | ||
4895 | crtc->enabled_power_domains = pipe_domains[crtc->pipe]; | |
4896 | } | |
4897 | ||
4898 | intel_display_set_init_power(dev_priv, false); | |
4899 | } | |
4900 | ||
dfcab17e | 4901 | /* returns HPLL frequency in kHz */ |
f8bf63fd | 4902 | static int valleyview_get_vco(struct drm_i915_private *dev_priv) |
30a970c6 | 4903 | { |
586f49dc | 4904 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; |
30a970c6 | 4905 | |
586f49dc JB |
4906 | /* Obtain SKU information */ |
4907 | mutex_lock(&dev_priv->dpio_lock); | |
4908 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
4909 | CCK_FUSE_HPLL_FREQ_MASK; | |
4910 | mutex_unlock(&dev_priv->dpio_lock); | |
30a970c6 | 4911 | |
dfcab17e | 4912 | return vco_freq[hpll_freq] * 1000; |
30a970c6 JB |
4913 | } |
4914 | ||
f8bf63fd VS |
4915 | static void vlv_update_cdclk(struct drm_device *dev) |
4916 | { | |
4917 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4918 | ||
4919 | dev_priv->vlv_cdclk_freq = dev_priv->display.get_display_clock_speed(dev); | |
43dc52c3 | 4920 | DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n", |
f8bf63fd VS |
4921 | dev_priv->vlv_cdclk_freq); |
4922 | ||
4923 | /* | |
4924 | * Program the gmbus_freq based on the cdclk frequency. | |
4925 | * BSpec erroneously claims we should aim for 4MHz, but | |
4926 | * in fact 1MHz is the correct frequency. | |
4927 | */ | |
6be1e3d3 | 4928 | I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv->vlv_cdclk_freq, 1000)); |
f8bf63fd VS |
4929 | } |
4930 | ||
30a970c6 JB |
4931 | /* Adjust CDclk dividers to allow high res or save power if possible */ |
4932 | static void valleyview_set_cdclk(struct drm_device *dev, int cdclk) | |
4933 | { | |
4934 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4935 | u32 val, cmd; | |
4936 | ||
d197b7d3 | 4937 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) != dev_priv->vlv_cdclk_freq); |
d60c4473 | 4938 | |
dfcab17e | 4939 | if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */ |
30a970c6 | 4940 | cmd = 2; |
dfcab17e | 4941 | else if (cdclk == 266667) |
30a970c6 JB |
4942 | cmd = 1; |
4943 | else | |
4944 | cmd = 0; | |
4945 | ||
4946 | mutex_lock(&dev_priv->rps.hw_lock); | |
4947 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
4948 | val &= ~DSPFREQGUAR_MASK; | |
4949 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
4950 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
4951 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
4952 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
4953 | 50)) { | |
4954 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
4955 | } | |
4956 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4957 | ||
dfcab17e | 4958 | if (cdclk == 400000) { |
6bcda4f0 | 4959 | u32 divider; |
30a970c6 | 4960 | |
6bcda4f0 | 4961 | divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; |
30a970c6 JB |
4962 | |
4963 | mutex_lock(&dev_priv->dpio_lock); | |
4964 | /* adjust cdclk divider */ | |
4965 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
9cf33db5 | 4966 | val &= ~DISPLAY_FREQUENCY_VALUES; |
30a970c6 JB |
4967 | val |= divider; |
4968 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
a877e801 VS |
4969 | |
4970 | if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) & | |
4971 | DISPLAY_FREQUENCY_STATUS) == (divider << DISPLAY_FREQUENCY_STATUS_SHIFT), | |
4972 | 50)) | |
4973 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
30a970c6 JB |
4974 | mutex_unlock(&dev_priv->dpio_lock); |
4975 | } | |
4976 | ||
4977 | mutex_lock(&dev_priv->dpio_lock); | |
4978 | /* adjust self-refresh exit latency value */ | |
4979 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
4980 | val &= ~0x7f; | |
4981 | ||
4982 | /* | |
4983 | * For high bandwidth configs, we set a higher latency in the bunit | |
4984 | * so that the core display fetch happens in time to avoid underruns. | |
4985 | */ | |
dfcab17e | 4986 | if (cdclk == 400000) |
30a970c6 JB |
4987 | val |= 4500 / 250; /* 4.5 usec */ |
4988 | else | |
4989 | val |= 3000 / 250; /* 3.0 usec */ | |
4990 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
4991 | mutex_unlock(&dev_priv->dpio_lock); | |
4992 | ||
f8bf63fd | 4993 | vlv_update_cdclk(dev); |
30a970c6 JB |
4994 | } |
4995 | ||
383c5a6a VS |
4996 | static void cherryview_set_cdclk(struct drm_device *dev, int cdclk) |
4997 | { | |
4998 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4999 | u32 val, cmd; | |
5000 | ||
5001 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) != dev_priv->vlv_cdclk_freq); | |
5002 | ||
5003 | switch (cdclk) { | |
5004 | case 400000: | |
5005 | cmd = 3; | |
5006 | break; | |
5007 | case 333333: | |
5008 | case 320000: | |
5009 | cmd = 2; | |
5010 | break; | |
5011 | case 266667: | |
5012 | cmd = 1; | |
5013 | break; | |
5014 | case 200000: | |
5015 | cmd = 0; | |
5016 | break; | |
5017 | default: | |
5f77eeb0 | 5018 | MISSING_CASE(cdclk); |
383c5a6a VS |
5019 | return; |
5020 | } | |
5021 | ||
5022 | mutex_lock(&dev_priv->rps.hw_lock); | |
5023 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5024 | val &= ~DSPFREQGUAR_MASK_CHV; | |
5025 | val |= (cmd << DSPFREQGUAR_SHIFT_CHV); | |
5026 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5027 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5028 | DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV), | |
5029 | 50)) { | |
5030 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5031 | } | |
5032 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5033 | ||
5034 | vlv_update_cdclk(dev); | |
5035 | } | |
5036 | ||
30a970c6 JB |
5037 | static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv, |
5038 | int max_pixclk) | |
5039 | { | |
6bcda4f0 | 5040 | int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? 333333 : 320000; |
29dc7ef3 | 5041 | |
d49a340d VS |
5042 | /* FIXME: Punit isn't quite ready yet */ |
5043 | if (IS_CHERRYVIEW(dev_priv->dev)) | |
5044 | return 400000; | |
5045 | ||
30a970c6 JB |
5046 | /* |
5047 | * Really only a few cases to deal with, as only 4 CDclks are supported: | |
5048 | * 200MHz | |
5049 | * 267MHz | |
29dc7ef3 | 5050 | * 320/333MHz (depends on HPLL freq) |
30a970c6 JB |
5051 | * 400MHz |
5052 | * So we check to see whether we're above 90% of the lower bin and | |
5053 | * adjust if needed. | |
e37c67a1 VS |
5054 | * |
5055 | * We seem to get an unstable or solid color picture at 200MHz. | |
5056 | * Not sure what's wrong. For now use 200MHz only when all pipes | |
5057 | * are off. | |
30a970c6 | 5058 | */ |
29dc7ef3 | 5059 | if (max_pixclk > freq_320*9/10) |
dfcab17e VS |
5060 | return 400000; |
5061 | else if (max_pixclk > 266667*9/10) | |
29dc7ef3 | 5062 | return freq_320; |
e37c67a1 | 5063 | else if (max_pixclk > 0) |
dfcab17e | 5064 | return 266667; |
e37c67a1 VS |
5065 | else |
5066 | return 200000; | |
30a970c6 JB |
5067 | } |
5068 | ||
2f2d7aa1 VS |
5069 | /* compute the max pixel clock for new configuration */ |
5070 | static int intel_mode_max_pixclk(struct drm_i915_private *dev_priv) | |
30a970c6 JB |
5071 | { |
5072 | struct drm_device *dev = dev_priv->dev; | |
5073 | struct intel_crtc *intel_crtc; | |
5074 | int max_pixclk = 0; | |
5075 | ||
d3fcc808 | 5076 | for_each_intel_crtc(dev, intel_crtc) { |
2f2d7aa1 | 5077 | if (intel_crtc->new_enabled) |
30a970c6 | 5078 | max_pixclk = max(max_pixclk, |
2d112de7 | 5079 | intel_crtc->new_config->base.adjusted_mode.crtc_clock); |
30a970c6 JB |
5080 | } |
5081 | ||
5082 | return max_pixclk; | |
5083 | } | |
5084 | ||
5085 | static void valleyview_modeset_global_pipes(struct drm_device *dev, | |
2f2d7aa1 | 5086 | unsigned *prepare_pipes) |
30a970c6 JB |
5087 | { |
5088 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5089 | struct intel_crtc *intel_crtc; | |
2f2d7aa1 | 5090 | int max_pixclk = intel_mode_max_pixclk(dev_priv); |
30a970c6 | 5091 | |
d60c4473 ID |
5092 | if (valleyview_calc_cdclk(dev_priv, max_pixclk) == |
5093 | dev_priv->vlv_cdclk_freq) | |
30a970c6 JB |
5094 | return; |
5095 | ||
2f2d7aa1 | 5096 | /* disable/enable all currently active pipes while we change cdclk */ |
d3fcc808 | 5097 | for_each_intel_crtc(dev, intel_crtc) |
83d65738 | 5098 | if (intel_crtc->base.state->enable) |
30a970c6 JB |
5099 | *prepare_pipes |= (1 << intel_crtc->pipe); |
5100 | } | |
5101 | ||
5102 | static void valleyview_modeset_global_resources(struct drm_device *dev) | |
5103 | { | |
5104 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2f2d7aa1 | 5105 | int max_pixclk = intel_mode_max_pixclk(dev_priv); |
30a970c6 JB |
5106 | int req_cdclk = valleyview_calc_cdclk(dev_priv, max_pixclk); |
5107 | ||
383c5a6a | 5108 | if (req_cdclk != dev_priv->vlv_cdclk_freq) { |
738c05c0 ID |
5109 | /* |
5110 | * FIXME: We can end up here with all power domains off, yet | |
5111 | * with a CDCLK frequency other than the minimum. To account | |
5112 | * for this take the PIPE-A power domain, which covers the HW | |
5113 | * blocks needed for the following programming. This can be | |
5114 | * removed once it's guaranteed that we get here either with | |
5115 | * the minimum CDCLK set, or the required power domains | |
5116 | * enabled. | |
5117 | */ | |
5118 | intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A); | |
5119 | ||
383c5a6a VS |
5120 | if (IS_CHERRYVIEW(dev)) |
5121 | cherryview_set_cdclk(dev, req_cdclk); | |
5122 | else | |
5123 | valleyview_set_cdclk(dev, req_cdclk); | |
738c05c0 ID |
5124 | |
5125 | intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A); | |
383c5a6a | 5126 | } |
30a970c6 JB |
5127 | } |
5128 | ||
89b667f8 JB |
5129 | static void valleyview_crtc_enable(struct drm_crtc *crtc) |
5130 | { | |
5131 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 5132 | struct drm_i915_private *dev_priv = to_i915(dev); |
89b667f8 JB |
5133 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5134 | struct intel_encoder *encoder; | |
5135 | int pipe = intel_crtc->pipe; | |
23538ef1 | 5136 | bool is_dsi; |
89b667f8 | 5137 | |
83d65738 | 5138 | WARN_ON(!crtc->state->enable); |
89b667f8 JB |
5139 | |
5140 | if (intel_crtc->active) | |
5141 | return; | |
5142 | ||
409ee761 | 5143 | is_dsi = intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI); |
8525a235 | 5144 | |
1ae0d137 VS |
5145 | if (!is_dsi) { |
5146 | if (IS_CHERRYVIEW(dev)) | |
6e3c9717 | 5147 | chv_prepare_pll(intel_crtc, intel_crtc->config); |
1ae0d137 | 5148 | else |
6e3c9717 | 5149 | vlv_prepare_pll(intel_crtc, intel_crtc->config); |
1ae0d137 | 5150 | } |
5b18e57c | 5151 | |
6e3c9717 | 5152 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 5153 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
5154 | |
5155 | intel_set_pipe_timings(intel_crtc); | |
5156 | ||
c14b0485 VS |
5157 | if (IS_CHERRYVIEW(dev) && pipe == PIPE_B) { |
5158 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5159 | ||
5160 | I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY); | |
5161 | I915_WRITE(CHV_CANVAS(pipe), 0); | |
5162 | } | |
5163 | ||
5b18e57c DV |
5164 | i9xx_set_pipeconf(intel_crtc); |
5165 | ||
89b667f8 | 5166 | intel_crtc->active = true; |
89b667f8 | 5167 | |
a72e4c9f | 5168 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 5169 | |
89b667f8 JB |
5170 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5171 | if (encoder->pre_pll_enable) | |
5172 | encoder->pre_pll_enable(encoder); | |
5173 | ||
9d556c99 CML |
5174 | if (!is_dsi) { |
5175 | if (IS_CHERRYVIEW(dev)) | |
6e3c9717 | 5176 | chv_enable_pll(intel_crtc, intel_crtc->config); |
9d556c99 | 5177 | else |
6e3c9717 | 5178 | vlv_enable_pll(intel_crtc, intel_crtc->config); |
9d556c99 | 5179 | } |
89b667f8 JB |
5180 | |
5181 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
5182 | if (encoder->pre_enable) | |
5183 | encoder->pre_enable(encoder); | |
5184 | ||
2dd24552 JB |
5185 | i9xx_pfit_enable(intel_crtc); |
5186 | ||
63cbb074 VS |
5187 | intel_crtc_load_lut(crtc); |
5188 | ||
f37fcc2a | 5189 | intel_update_watermarks(crtc); |
e1fdc473 | 5190 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 5191 | |
4b3a9526 VS |
5192 | assert_vblank_disabled(crtc); |
5193 | drm_crtc_vblank_on(crtc); | |
5194 | ||
f9b61ff6 DV |
5195 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5196 | encoder->enable(encoder); | |
5197 | ||
9ab0460b | 5198 | intel_crtc_enable_planes(crtc); |
d40d9187 | 5199 | |
56b80e1f | 5200 | /* Underruns don't raise interrupts, so check manually. */ |
a72e4c9f | 5201 | i9xx_check_fifo_underruns(dev_priv); |
89b667f8 JB |
5202 | } |
5203 | ||
f13c2ef3 DV |
5204 | static void i9xx_set_pll_dividers(struct intel_crtc *crtc) |
5205 | { | |
5206 | struct drm_device *dev = crtc->base.dev; | |
5207 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5208 | ||
6e3c9717 ACO |
5209 | I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0); |
5210 | I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1); | |
f13c2ef3 DV |
5211 | } |
5212 | ||
0b8765c6 | 5213 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
5214 | { |
5215 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 5216 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 5217 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
ef9c3aee | 5218 | struct intel_encoder *encoder; |
79e53945 | 5219 | int pipe = intel_crtc->pipe; |
79e53945 | 5220 | |
83d65738 | 5221 | WARN_ON(!crtc->state->enable); |
08a48469 | 5222 | |
f7abfe8b CW |
5223 | if (intel_crtc->active) |
5224 | return; | |
5225 | ||
f13c2ef3 DV |
5226 | i9xx_set_pll_dividers(intel_crtc); |
5227 | ||
6e3c9717 | 5228 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 5229 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
5230 | |
5231 | intel_set_pipe_timings(intel_crtc); | |
5232 | ||
5b18e57c DV |
5233 | i9xx_set_pipeconf(intel_crtc); |
5234 | ||
f7abfe8b | 5235 | intel_crtc->active = true; |
6b383a7f | 5236 | |
4a3436e8 | 5237 | if (!IS_GEN2(dev)) |
a72e4c9f | 5238 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 5239 | |
9d6d9f19 MK |
5240 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5241 | if (encoder->pre_enable) | |
5242 | encoder->pre_enable(encoder); | |
5243 | ||
f6736a1a DV |
5244 | i9xx_enable_pll(intel_crtc); |
5245 | ||
2dd24552 JB |
5246 | i9xx_pfit_enable(intel_crtc); |
5247 | ||
63cbb074 VS |
5248 | intel_crtc_load_lut(crtc); |
5249 | ||
f37fcc2a | 5250 | intel_update_watermarks(crtc); |
e1fdc473 | 5251 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 5252 | |
4b3a9526 VS |
5253 | assert_vblank_disabled(crtc); |
5254 | drm_crtc_vblank_on(crtc); | |
5255 | ||
f9b61ff6 DV |
5256 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5257 | encoder->enable(encoder); | |
5258 | ||
9ab0460b | 5259 | intel_crtc_enable_planes(crtc); |
d40d9187 | 5260 | |
4a3436e8 VS |
5261 | /* |
5262 | * Gen2 reports pipe underruns whenever all planes are disabled. | |
5263 | * So don't enable underrun reporting before at least some planes | |
5264 | * are enabled. | |
5265 | * FIXME: Need to fix the logic to work when we turn off all planes | |
5266 | * but leave the pipe running. | |
5267 | */ | |
5268 | if (IS_GEN2(dev)) | |
a72e4c9f | 5269 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 5270 | |
56b80e1f | 5271 | /* Underruns don't raise interrupts, so check manually. */ |
a72e4c9f | 5272 | i9xx_check_fifo_underruns(dev_priv); |
0b8765c6 | 5273 | } |
79e53945 | 5274 | |
87476d63 DV |
5275 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
5276 | { | |
5277 | struct drm_device *dev = crtc->base.dev; | |
5278 | struct drm_i915_private *dev_priv = dev->dev_private; | |
87476d63 | 5279 | |
6e3c9717 | 5280 | if (!crtc->config->gmch_pfit.control) |
328d8e82 | 5281 | return; |
87476d63 | 5282 | |
328d8e82 | 5283 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87476d63 | 5284 | |
328d8e82 DV |
5285 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", |
5286 | I915_READ(PFIT_CONTROL)); | |
5287 | I915_WRITE(PFIT_CONTROL, 0); | |
87476d63 DV |
5288 | } |
5289 | ||
0b8765c6 JB |
5290 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
5291 | { | |
5292 | struct drm_device *dev = crtc->dev; | |
5293 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5294 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 5295 | struct intel_encoder *encoder; |
0b8765c6 | 5296 | int pipe = intel_crtc->pipe; |
ef9c3aee | 5297 | |
f7abfe8b CW |
5298 | if (!intel_crtc->active) |
5299 | return; | |
5300 | ||
4a3436e8 VS |
5301 | /* |
5302 | * Gen2 reports pipe underruns whenever all planes are disabled. | |
5303 | * So diasble underrun reporting before all the planes get disabled. | |
5304 | * FIXME: Need to fix the logic to work when we turn off all planes | |
5305 | * but leave the pipe running. | |
5306 | */ | |
5307 | if (IS_GEN2(dev)) | |
a72e4c9f | 5308 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); |
4a3436e8 | 5309 | |
564ed191 ID |
5310 | /* |
5311 | * Vblank time updates from the shadow to live plane control register | |
5312 | * are blocked if the memory self-refresh mode is active at that | |
5313 | * moment. So to make sure the plane gets truly disabled, disable | |
5314 | * first the self-refresh mode. The self-refresh enable bit in turn | |
5315 | * will be checked/applied by the HW only at the next frame start | |
5316 | * event which is after the vblank start event, so we need to have a | |
5317 | * wait-for-vblank between disabling the plane and the pipe. | |
5318 | */ | |
5319 | intel_set_memory_cxsr(dev_priv, false); | |
9ab0460b VS |
5320 | intel_crtc_disable_planes(crtc); |
5321 | ||
6304cd91 VS |
5322 | /* |
5323 | * On gen2 planes are double buffered but the pipe isn't, so we must | |
5324 | * wait for planes to fully turn off before disabling the pipe. | |
564ed191 ID |
5325 | * We also need to wait on all gmch platforms because of the |
5326 | * self-refresh mode constraint explained above. | |
6304cd91 | 5327 | */ |
564ed191 | 5328 | intel_wait_for_vblank(dev, pipe); |
6304cd91 | 5329 | |
4b3a9526 VS |
5330 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5331 | encoder->disable(encoder); | |
5332 | ||
f9b61ff6 DV |
5333 | drm_crtc_vblank_off(crtc); |
5334 | assert_vblank_disabled(crtc); | |
5335 | ||
575f7ab7 | 5336 | intel_disable_pipe(intel_crtc); |
24a1f16d | 5337 | |
87476d63 | 5338 | i9xx_pfit_disable(intel_crtc); |
24a1f16d | 5339 | |
89b667f8 JB |
5340 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5341 | if (encoder->post_disable) | |
5342 | encoder->post_disable(encoder); | |
5343 | ||
409ee761 | 5344 | if (!intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI)) { |
076ed3b2 CML |
5345 | if (IS_CHERRYVIEW(dev)) |
5346 | chv_disable_pll(dev_priv, pipe); | |
5347 | else if (IS_VALLEYVIEW(dev)) | |
5348 | vlv_disable_pll(dev_priv, pipe); | |
5349 | else | |
1c4e0274 | 5350 | i9xx_disable_pll(intel_crtc); |
076ed3b2 | 5351 | } |
0b8765c6 | 5352 | |
4a3436e8 | 5353 | if (!IS_GEN2(dev)) |
a72e4c9f | 5354 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); |
4a3436e8 | 5355 | |
f7abfe8b | 5356 | intel_crtc->active = false; |
46ba614c | 5357 | intel_update_watermarks(crtc); |
f37fcc2a | 5358 | |
efa9624e | 5359 | mutex_lock(&dev->struct_mutex); |
7ff0ebcc | 5360 | intel_fbc_update(dev); |
efa9624e | 5361 | mutex_unlock(&dev->struct_mutex); |
0b8765c6 JB |
5362 | } |
5363 | ||
ee7b9f93 JB |
5364 | static void i9xx_crtc_off(struct drm_crtc *crtc) |
5365 | { | |
5366 | } | |
5367 | ||
b04c5bd6 BF |
5368 | /* Master function to enable/disable CRTC and corresponding power wells */ |
5369 | void intel_crtc_control(struct drm_crtc *crtc, bool enable) | |
976f8a20 DV |
5370 | { |
5371 | struct drm_device *dev = crtc->dev; | |
5372 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0e572fe7 | 5373 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
0e572fe7 DV |
5374 | enum intel_display_power_domain domain; |
5375 | unsigned long domains; | |
976f8a20 | 5376 | |
0e572fe7 DV |
5377 | if (enable) { |
5378 | if (!intel_crtc->active) { | |
e1e9fb84 DV |
5379 | domains = get_crtc_power_domains(crtc); |
5380 | for_each_power_domain(domain, domains) | |
5381 | intel_display_power_get(dev_priv, domain); | |
5382 | intel_crtc->enabled_power_domains = domains; | |
0e572fe7 DV |
5383 | |
5384 | dev_priv->display.crtc_enable(crtc); | |
5385 | } | |
5386 | } else { | |
5387 | if (intel_crtc->active) { | |
5388 | dev_priv->display.crtc_disable(crtc); | |
5389 | ||
e1e9fb84 DV |
5390 | domains = intel_crtc->enabled_power_domains; |
5391 | for_each_power_domain(domain, domains) | |
5392 | intel_display_power_put(dev_priv, domain); | |
5393 | intel_crtc->enabled_power_domains = 0; | |
0e572fe7 DV |
5394 | } |
5395 | } | |
b04c5bd6 BF |
5396 | } |
5397 | ||
5398 | /** | |
5399 | * Sets the power management mode of the pipe and plane. | |
5400 | */ | |
5401 | void intel_crtc_update_dpms(struct drm_crtc *crtc) | |
5402 | { | |
5403 | struct drm_device *dev = crtc->dev; | |
5404 | struct intel_encoder *intel_encoder; | |
5405 | bool enable = false; | |
5406 | ||
5407 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) | |
5408 | enable |= intel_encoder->connectors_active; | |
5409 | ||
5410 | intel_crtc_control(crtc, enable); | |
976f8a20 DV |
5411 | } |
5412 | ||
cdd59983 CW |
5413 | static void intel_crtc_disable(struct drm_crtc *crtc) |
5414 | { | |
cdd59983 | 5415 | struct drm_device *dev = crtc->dev; |
976f8a20 | 5416 | struct drm_connector *connector; |
ee7b9f93 | 5417 | struct drm_i915_private *dev_priv = dev->dev_private; |
cdd59983 | 5418 | |
976f8a20 | 5419 | /* crtc should still be enabled when we disable it. */ |
83d65738 | 5420 | WARN_ON(!crtc->state->enable); |
976f8a20 DV |
5421 | |
5422 | dev_priv->display.crtc_disable(crtc); | |
ee7b9f93 JB |
5423 | dev_priv->display.off(crtc); |
5424 | ||
455a6808 | 5425 | crtc->primary->funcs->disable_plane(crtc->primary); |
976f8a20 DV |
5426 | |
5427 | /* Update computed state. */ | |
5428 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
5429 | if (!connector->encoder || !connector->encoder->crtc) | |
5430 | continue; | |
5431 | ||
5432 | if (connector->encoder->crtc != crtc) | |
5433 | continue; | |
5434 | ||
5435 | connector->dpms = DRM_MODE_DPMS_OFF; | |
5436 | to_intel_encoder(connector->encoder)->connectors_active = false; | |
cdd59983 CW |
5437 | } |
5438 | } | |
5439 | ||
ea5b213a | 5440 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 5441 | { |
4ef69c7a | 5442 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 5443 | |
ea5b213a CW |
5444 | drm_encoder_cleanup(encoder); |
5445 | kfree(intel_encoder); | |
7e7d76c3 JB |
5446 | } |
5447 | ||
9237329d | 5448 | /* Simple dpms helper for encoders with just one connector, no cloning and only |
5ab432ef DV |
5449 | * one kind of off state. It clamps all !ON modes to fully OFF and changes the |
5450 | * state of the entire output pipe. */ | |
9237329d | 5451 | static void intel_encoder_dpms(struct intel_encoder *encoder, int mode) |
7e7d76c3 | 5452 | { |
5ab432ef DV |
5453 | if (mode == DRM_MODE_DPMS_ON) { |
5454 | encoder->connectors_active = true; | |
5455 | ||
b2cabb0e | 5456 | intel_crtc_update_dpms(encoder->base.crtc); |
5ab432ef DV |
5457 | } else { |
5458 | encoder->connectors_active = false; | |
5459 | ||
b2cabb0e | 5460 | intel_crtc_update_dpms(encoder->base.crtc); |
5ab432ef | 5461 | } |
79e53945 JB |
5462 | } |
5463 | ||
0a91ca29 DV |
5464 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
5465 | * internal consistency). */ | |
b980514c | 5466 | static void intel_connector_check_state(struct intel_connector *connector) |
79e53945 | 5467 | { |
0a91ca29 DV |
5468 | if (connector->get_hw_state(connector)) { |
5469 | struct intel_encoder *encoder = connector->encoder; | |
5470 | struct drm_crtc *crtc; | |
5471 | bool encoder_enabled; | |
5472 | enum pipe pipe; | |
5473 | ||
5474 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
5475 | connector->base.base.id, | |
c23cc417 | 5476 | connector->base.name); |
0a91ca29 | 5477 | |
0e32b39c DA |
5478 | /* there is no real hw state for MST connectors */ |
5479 | if (connector->mst_port) | |
5480 | return; | |
5481 | ||
e2c719b7 | 5482 | I915_STATE_WARN(connector->base.dpms == DRM_MODE_DPMS_OFF, |
0a91ca29 | 5483 | "wrong connector dpms state\n"); |
e2c719b7 | 5484 | I915_STATE_WARN(connector->base.encoder != &encoder->base, |
0a91ca29 | 5485 | "active connector not linked to encoder\n"); |
0a91ca29 | 5486 | |
36cd7444 | 5487 | if (encoder) { |
e2c719b7 | 5488 | I915_STATE_WARN(!encoder->connectors_active, |
36cd7444 DA |
5489 | "encoder->connectors_active not set\n"); |
5490 | ||
5491 | encoder_enabled = encoder->get_hw_state(encoder, &pipe); | |
e2c719b7 RC |
5492 | I915_STATE_WARN(!encoder_enabled, "encoder not enabled\n"); |
5493 | if (I915_STATE_WARN_ON(!encoder->base.crtc)) | |
36cd7444 | 5494 | return; |
0a91ca29 | 5495 | |
36cd7444 | 5496 | crtc = encoder->base.crtc; |
0a91ca29 | 5497 | |
83d65738 MR |
5498 | I915_STATE_WARN(!crtc->state->enable, |
5499 | "crtc not enabled\n"); | |
e2c719b7 RC |
5500 | I915_STATE_WARN(!to_intel_crtc(crtc)->active, "crtc not active\n"); |
5501 | I915_STATE_WARN(pipe != to_intel_crtc(crtc)->pipe, | |
36cd7444 DA |
5502 | "encoder active on the wrong pipe\n"); |
5503 | } | |
0a91ca29 | 5504 | } |
79e53945 JB |
5505 | } |
5506 | ||
5ab432ef DV |
5507 | /* Even simpler default implementation, if there's really no special case to |
5508 | * consider. */ | |
5509 | void intel_connector_dpms(struct drm_connector *connector, int mode) | |
79e53945 | 5510 | { |
5ab432ef DV |
5511 | /* All the simple cases only support two dpms states. */ |
5512 | if (mode != DRM_MODE_DPMS_ON) | |
5513 | mode = DRM_MODE_DPMS_OFF; | |
d4270e57 | 5514 | |
5ab432ef DV |
5515 | if (mode == connector->dpms) |
5516 | return; | |
5517 | ||
5518 | connector->dpms = mode; | |
5519 | ||
5520 | /* Only need to change hw state when actually enabled */ | |
c9976dcf CW |
5521 | if (connector->encoder) |
5522 | intel_encoder_dpms(to_intel_encoder(connector->encoder), mode); | |
0a91ca29 | 5523 | |
b980514c | 5524 | intel_modeset_check_state(connector->dev); |
79e53945 JB |
5525 | } |
5526 | ||
f0947c37 DV |
5527 | /* Simple connector->get_hw_state implementation for encoders that support only |
5528 | * one connector and no cloning and hence the encoder state determines the state | |
5529 | * of the connector. */ | |
5530 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 5531 | { |
24929352 | 5532 | enum pipe pipe = 0; |
f0947c37 | 5533 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 5534 | |
f0947c37 | 5535 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
5536 | } |
5537 | ||
1857e1da | 5538 | static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
5cec258b | 5539 | struct intel_crtc_state *pipe_config) |
1857e1da DV |
5540 | { |
5541 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5542 | struct intel_crtc *pipe_B_crtc = | |
5543 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]); | |
5544 | ||
5545 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", | |
5546 | pipe_name(pipe), pipe_config->fdi_lanes); | |
5547 | if (pipe_config->fdi_lanes > 4) { | |
5548 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
5549 | pipe_name(pipe), pipe_config->fdi_lanes); | |
5550 | return false; | |
5551 | } | |
5552 | ||
bafb6553 | 5553 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
1857e1da DV |
5554 | if (pipe_config->fdi_lanes > 2) { |
5555 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
5556 | pipe_config->fdi_lanes); | |
5557 | return false; | |
5558 | } else { | |
5559 | return true; | |
5560 | } | |
5561 | } | |
5562 | ||
5563 | if (INTEL_INFO(dev)->num_pipes == 2) | |
5564 | return true; | |
5565 | ||
5566 | /* Ivybridge 3 pipe is really complicated */ | |
5567 | switch (pipe) { | |
5568 | case PIPE_A: | |
5569 | return true; | |
5570 | case PIPE_B: | |
5571 | if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled && | |
5572 | pipe_config->fdi_lanes > 2) { | |
5573 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", | |
5574 | pipe_name(pipe), pipe_config->fdi_lanes); | |
5575 | return false; | |
5576 | } | |
5577 | return true; | |
5578 | case PIPE_C: | |
1e833f40 | 5579 | if (!pipe_has_enabled_pch(pipe_B_crtc) || |
6e3c9717 | 5580 | pipe_B_crtc->config->fdi_lanes <= 2) { |
1857e1da DV |
5581 | if (pipe_config->fdi_lanes > 2) { |
5582 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", | |
5583 | pipe_name(pipe), pipe_config->fdi_lanes); | |
5584 | return false; | |
5585 | } | |
5586 | } else { | |
5587 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); | |
5588 | return false; | |
5589 | } | |
5590 | return true; | |
5591 | default: | |
5592 | BUG(); | |
5593 | } | |
5594 | } | |
5595 | ||
e29c22c0 DV |
5596 | #define RETRY 1 |
5597 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
5cec258b | 5598 | struct intel_crtc_state *pipe_config) |
877d48d5 | 5599 | { |
1857e1da | 5600 | struct drm_device *dev = intel_crtc->base.dev; |
2d112de7 | 5601 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
ff9a6750 | 5602 | int lane, link_bw, fdi_dotclock; |
e29c22c0 | 5603 | bool setup_ok, needs_recompute = false; |
877d48d5 | 5604 | |
e29c22c0 | 5605 | retry: |
877d48d5 DV |
5606 | /* FDI is a binary signal running at ~2.7GHz, encoding |
5607 | * each output octet as 10 bits. The actual frequency | |
5608 | * is stored as a divider into a 100MHz clock, and the | |
5609 | * mode pixel clock is stored in units of 1KHz. | |
5610 | * Hence the bw of each lane in terms of the mode signal | |
5611 | * is: | |
5612 | */ | |
5613 | link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10; | |
5614 | ||
241bfc38 | 5615 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 5616 | |
2bd89a07 | 5617 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
5618 | pipe_config->pipe_bpp); |
5619 | ||
5620 | pipe_config->fdi_lanes = lane; | |
5621 | ||
2bd89a07 | 5622 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
877d48d5 | 5623 | link_bw, &pipe_config->fdi_m_n); |
1857e1da | 5624 | |
e29c22c0 DV |
5625 | setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev, |
5626 | intel_crtc->pipe, pipe_config); | |
5627 | if (!setup_ok && pipe_config->pipe_bpp > 6*3) { | |
5628 | pipe_config->pipe_bpp -= 2*3; | |
5629 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", | |
5630 | pipe_config->pipe_bpp); | |
5631 | needs_recompute = true; | |
5632 | pipe_config->bw_constrained = true; | |
5633 | ||
5634 | goto retry; | |
5635 | } | |
5636 | ||
5637 | if (needs_recompute) | |
5638 | return RETRY; | |
5639 | ||
5640 | return setup_ok ? 0 : -EINVAL; | |
877d48d5 DV |
5641 | } |
5642 | ||
42db64ef | 5643 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
5cec258b | 5644 | struct intel_crtc_state *pipe_config) |
42db64ef | 5645 | { |
d330a953 | 5646 | pipe_config->ips_enabled = i915.enable_ips && |
3c4ca58c | 5647 | hsw_crtc_supports_ips(crtc) && |
b6dfdc9b | 5648 | pipe_config->pipe_bpp <= 24; |
42db64ef PZ |
5649 | } |
5650 | ||
a43f6e0f | 5651 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
5cec258b | 5652 | struct intel_crtc_state *pipe_config) |
79e53945 | 5653 | { |
a43f6e0f | 5654 | struct drm_device *dev = crtc->base.dev; |
8bd31e67 | 5655 | struct drm_i915_private *dev_priv = dev->dev_private; |
2d112de7 | 5656 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
89749350 | 5657 | |
ad3a4479 | 5658 | /* FIXME should check pixel clock limits on all platforms */ |
cf532bb2 | 5659 | if (INTEL_INFO(dev)->gen < 4) { |
cf532bb2 VS |
5660 | int clock_limit = |
5661 | dev_priv->display.get_display_clock_speed(dev); | |
5662 | ||
5663 | /* | |
5664 | * Enable pixel doubling when the dot clock | |
5665 | * is > 90% of the (display) core speed. | |
5666 | * | |
b397c96b VS |
5667 | * GDG double wide on either pipe, |
5668 | * otherwise pipe A only. | |
cf532bb2 | 5669 | */ |
b397c96b | 5670 | if ((crtc->pipe == PIPE_A || IS_I915G(dev)) && |
241bfc38 | 5671 | adjusted_mode->crtc_clock > clock_limit * 9 / 10) { |
ad3a4479 | 5672 | clock_limit *= 2; |
cf532bb2 | 5673 | pipe_config->double_wide = true; |
ad3a4479 VS |
5674 | } |
5675 | ||
241bfc38 | 5676 | if (adjusted_mode->crtc_clock > clock_limit * 9 / 10) |
e29c22c0 | 5677 | return -EINVAL; |
2c07245f | 5678 | } |
89749350 | 5679 | |
1d1d0e27 VS |
5680 | /* |
5681 | * Pipe horizontal size must be even in: | |
5682 | * - DVO ganged mode | |
5683 | * - LVDS dual channel mode | |
5684 | * - Double wide pipe | |
5685 | */ | |
b4f2bf4c | 5686 | if ((intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) && |
1d1d0e27 VS |
5687 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) |
5688 | pipe_config->pipe_src_w &= ~1; | |
5689 | ||
8693a824 DL |
5690 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
5691 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
44f46b42 CW |
5692 | */ |
5693 | if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) && | |
5694 | adjusted_mode->hsync_start == adjusted_mode->hdisplay) | |
e29c22c0 | 5695 | return -EINVAL; |
44f46b42 | 5696 | |
bd080ee5 | 5697 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) { |
5d2d38dd | 5698 | pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */ |
bd080ee5 | 5699 | } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) { |
5d2d38dd DV |
5700 | /* only a 8bpc pipe, with 6bpc dither through the panel fitter |
5701 | * for lvds. */ | |
5702 | pipe_config->pipe_bpp = 8*3; | |
5703 | } | |
5704 | ||
f5adf94e | 5705 | if (HAS_IPS(dev)) |
a43f6e0f DV |
5706 | hsw_compute_ips_config(crtc, pipe_config); |
5707 | ||
877d48d5 | 5708 | if (pipe_config->has_pch_encoder) |
a43f6e0f | 5709 | return ironlake_fdi_compute_config(crtc, pipe_config); |
877d48d5 | 5710 | |
e29c22c0 | 5711 | return 0; |
79e53945 JB |
5712 | } |
5713 | ||
25eb05fc JB |
5714 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
5715 | { | |
d197b7d3 | 5716 | struct drm_i915_private *dev_priv = dev->dev_private; |
d197b7d3 VS |
5717 | u32 val; |
5718 | int divider; | |
5719 | ||
d49a340d VS |
5720 | /* FIXME: Punit isn't quite ready yet */ |
5721 | if (IS_CHERRYVIEW(dev)) | |
5722 | return 400000; | |
5723 | ||
6bcda4f0 VS |
5724 | if (dev_priv->hpll_freq == 0) |
5725 | dev_priv->hpll_freq = valleyview_get_vco(dev_priv); | |
5726 | ||
d197b7d3 VS |
5727 | mutex_lock(&dev_priv->dpio_lock); |
5728 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
5729 | mutex_unlock(&dev_priv->dpio_lock); | |
5730 | ||
5731 | divider = val & DISPLAY_FREQUENCY_VALUES; | |
5732 | ||
7d007f40 VS |
5733 | WARN((val & DISPLAY_FREQUENCY_STATUS) != |
5734 | (divider << DISPLAY_FREQUENCY_STATUS_SHIFT), | |
5735 | "cdclk change in progress\n"); | |
5736 | ||
6bcda4f0 | 5737 | return DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, divider + 1); |
25eb05fc JB |
5738 | } |
5739 | ||
e70236a8 JB |
5740 | static int i945_get_display_clock_speed(struct drm_device *dev) |
5741 | { | |
5742 | return 400000; | |
5743 | } | |
79e53945 | 5744 | |
e70236a8 | 5745 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 5746 | { |
e70236a8 JB |
5747 | return 333000; |
5748 | } | |
79e53945 | 5749 | |
e70236a8 JB |
5750 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
5751 | { | |
5752 | return 200000; | |
5753 | } | |
79e53945 | 5754 | |
257a7ffc DV |
5755 | static int pnv_get_display_clock_speed(struct drm_device *dev) |
5756 | { | |
5757 | u16 gcfgc = 0; | |
5758 | ||
5759 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); | |
5760 | ||
5761 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
5762 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
5763 | return 267000; | |
5764 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: | |
5765 | return 333000; | |
5766 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: | |
5767 | return 444000; | |
5768 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: | |
5769 | return 200000; | |
5770 | default: | |
5771 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
5772 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
5773 | return 133000; | |
5774 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: | |
5775 | return 167000; | |
5776 | } | |
5777 | } | |
5778 | ||
e70236a8 JB |
5779 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
5780 | { | |
5781 | u16 gcfgc = 0; | |
79e53945 | 5782 | |
e70236a8 JB |
5783 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
5784 | ||
5785 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
5786 | return 133000; | |
5787 | else { | |
5788 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
5789 | case GC_DISPLAY_CLOCK_333_MHZ: | |
5790 | return 333000; | |
5791 | default: | |
5792 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
5793 | return 190000; | |
79e53945 | 5794 | } |
e70236a8 JB |
5795 | } |
5796 | } | |
5797 | ||
5798 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
5799 | { | |
5800 | return 266000; | |
5801 | } | |
5802 | ||
5803 | static int i855_get_display_clock_speed(struct drm_device *dev) | |
5804 | { | |
5805 | u16 hpllcc = 0; | |
5806 | /* Assume that the hardware is in the high speed state. This | |
5807 | * should be the default. | |
5808 | */ | |
5809 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
5810 | case GC_CLOCK_133_200: | |
5811 | case GC_CLOCK_100_200: | |
5812 | return 200000; | |
5813 | case GC_CLOCK_166_250: | |
5814 | return 250000; | |
5815 | case GC_CLOCK_100_133: | |
79e53945 | 5816 | return 133000; |
e70236a8 | 5817 | } |
79e53945 | 5818 | |
e70236a8 JB |
5819 | /* Shouldn't happen */ |
5820 | return 0; | |
5821 | } | |
79e53945 | 5822 | |
e70236a8 JB |
5823 | static int i830_get_display_clock_speed(struct drm_device *dev) |
5824 | { | |
5825 | return 133000; | |
79e53945 JB |
5826 | } |
5827 | ||
2c07245f | 5828 | static void |
a65851af | 5829 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 5830 | { |
a65851af VS |
5831 | while (*num > DATA_LINK_M_N_MASK || |
5832 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
5833 | *num >>= 1; |
5834 | *den >>= 1; | |
5835 | } | |
5836 | } | |
5837 | ||
a65851af VS |
5838 | static void compute_m_n(unsigned int m, unsigned int n, |
5839 | uint32_t *ret_m, uint32_t *ret_n) | |
5840 | { | |
5841 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); | |
5842 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
5843 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
5844 | } | |
5845 | ||
e69d0bc1 DV |
5846 | void |
5847 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
5848 | int pixel_clock, int link_clock, | |
5849 | struct intel_link_m_n *m_n) | |
2c07245f | 5850 | { |
e69d0bc1 | 5851 | m_n->tu = 64; |
a65851af VS |
5852 | |
5853 | compute_m_n(bits_per_pixel * pixel_clock, | |
5854 | link_clock * nlanes * 8, | |
5855 | &m_n->gmch_m, &m_n->gmch_n); | |
5856 | ||
5857 | compute_m_n(pixel_clock, link_clock, | |
5858 | &m_n->link_m, &m_n->link_n); | |
2c07245f ZW |
5859 | } |
5860 | ||
a7615030 CW |
5861 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
5862 | { | |
d330a953 JN |
5863 | if (i915.panel_use_ssc >= 0) |
5864 | return i915.panel_use_ssc != 0; | |
41aa3448 | 5865 | return dev_priv->vbt.lvds_use_ssc |
435793df | 5866 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
5867 | } |
5868 | ||
409ee761 | 5869 | static int i9xx_get_refclk(struct intel_crtc *crtc, int num_connectors) |
c65d77d8 | 5870 | { |
409ee761 | 5871 | struct drm_device *dev = crtc->base.dev; |
c65d77d8 JB |
5872 | struct drm_i915_private *dev_priv = dev->dev_private; |
5873 | int refclk; | |
5874 | ||
a0c4da24 | 5875 | if (IS_VALLEYVIEW(dev)) { |
9a0ea498 | 5876 | refclk = 100000; |
d0737e1d | 5877 | } else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) && |
c65d77d8 | 5878 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) { |
e91e941b VS |
5879 | refclk = dev_priv->vbt.lvds_ssc_freq; |
5880 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
c65d77d8 JB |
5881 | } else if (!IS_GEN2(dev)) { |
5882 | refclk = 96000; | |
5883 | } else { | |
5884 | refclk = 48000; | |
5885 | } | |
5886 | ||
5887 | return refclk; | |
5888 | } | |
5889 | ||
7429e9d4 | 5890 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 5891 | { |
7df00d7a | 5892 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 5893 | } |
f47709a9 | 5894 | |
7429e9d4 DV |
5895 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
5896 | { | |
5897 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
5898 | } |
5899 | ||
f47709a9 | 5900 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
190f68c5 | 5901 | struct intel_crtc_state *crtc_state, |
a7516a05 JB |
5902 | intel_clock_t *reduced_clock) |
5903 | { | |
f47709a9 | 5904 | struct drm_device *dev = crtc->base.dev; |
a7516a05 JB |
5905 | u32 fp, fp2 = 0; |
5906 | ||
5907 | if (IS_PINEVIEW(dev)) { | |
190f68c5 | 5908 | fp = pnv_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 5909 | if (reduced_clock) |
7429e9d4 | 5910 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 5911 | } else { |
190f68c5 | 5912 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 5913 | if (reduced_clock) |
7429e9d4 | 5914 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
5915 | } |
5916 | ||
190f68c5 | 5917 | crtc_state->dpll_hw_state.fp0 = fp; |
a7516a05 | 5918 | |
f47709a9 | 5919 | crtc->lowfreq_avail = false; |
e1f234bd | 5920 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) && |
d330a953 | 5921 | reduced_clock && i915.powersave) { |
190f68c5 | 5922 | crtc_state->dpll_hw_state.fp1 = fp2; |
f47709a9 | 5923 | crtc->lowfreq_avail = true; |
a7516a05 | 5924 | } else { |
190f68c5 | 5925 | crtc_state->dpll_hw_state.fp1 = fp; |
a7516a05 JB |
5926 | } |
5927 | } | |
5928 | ||
5e69f97f CML |
5929 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
5930 | pipe) | |
89b667f8 JB |
5931 | { |
5932 | u32 reg_val; | |
5933 | ||
5934 | /* | |
5935 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
5936 | * and set it to a reasonable value instead. | |
5937 | */ | |
ab3c759a | 5938 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
5939 | reg_val &= 0xffffff00; |
5940 | reg_val |= 0x00000030; | |
ab3c759a | 5941 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 5942 | |
ab3c759a | 5943 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
5944 | reg_val &= 0x8cffffff; |
5945 | reg_val = 0x8c000000; | |
ab3c759a | 5946 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 5947 | |
ab3c759a | 5948 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 5949 | reg_val &= 0xffffff00; |
ab3c759a | 5950 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 5951 | |
ab3c759a | 5952 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
5953 | reg_val &= 0x00ffffff; |
5954 | reg_val |= 0xb0000000; | |
ab3c759a | 5955 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
5956 | } |
5957 | ||
b551842d DV |
5958 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
5959 | struct intel_link_m_n *m_n) | |
5960 | { | |
5961 | struct drm_device *dev = crtc->base.dev; | |
5962 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5963 | int pipe = crtc->pipe; | |
5964 | ||
e3b95f1e DV |
5965 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
5966 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
5967 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
5968 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
5969 | } |
5970 | ||
5971 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
f769cd24 VK |
5972 | struct intel_link_m_n *m_n, |
5973 | struct intel_link_m_n *m2_n2) | |
b551842d DV |
5974 | { |
5975 | struct drm_device *dev = crtc->base.dev; | |
5976 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5977 | int pipe = crtc->pipe; | |
6e3c9717 | 5978 | enum transcoder transcoder = crtc->config->cpu_transcoder; |
b551842d DV |
5979 | |
5980 | if (INTEL_INFO(dev)->gen >= 5) { | |
5981 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); | |
5982 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
5983 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
5984 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
f769cd24 VK |
5985 | /* M2_N2 registers to be set only for gen < 8 (M2_N2 available |
5986 | * for gen < 8) and if DRRS is supported (to make sure the | |
5987 | * registers are not unnecessarily accessed). | |
5988 | */ | |
44395bfe | 5989 | if (m2_n2 && (IS_CHERRYVIEW(dev) || INTEL_INFO(dev)->gen < 8) && |
6e3c9717 | 5990 | crtc->config->has_drrs) { |
f769cd24 VK |
5991 | I915_WRITE(PIPE_DATA_M2(transcoder), |
5992 | TU_SIZE(m2_n2->tu) | m2_n2->gmch_m); | |
5993 | I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n); | |
5994 | I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m); | |
5995 | I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n); | |
5996 | } | |
b551842d | 5997 | } else { |
e3b95f1e DV |
5998 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
5999 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
6000 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
6001 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
6002 | } |
6003 | } | |
6004 | ||
fe3cd48d | 6005 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n) |
03afc4a2 | 6006 | { |
fe3cd48d R |
6007 | struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL; |
6008 | ||
6009 | if (m_n == M1_N1) { | |
6010 | dp_m_n = &crtc->config->dp_m_n; | |
6011 | dp_m2_n2 = &crtc->config->dp_m2_n2; | |
6012 | } else if (m_n == M2_N2) { | |
6013 | ||
6014 | /* | |
6015 | * M2_N2 registers are not supported. Hence m2_n2 divider value | |
6016 | * needs to be programmed into M1_N1. | |
6017 | */ | |
6018 | dp_m_n = &crtc->config->dp_m2_n2; | |
6019 | } else { | |
6020 | DRM_ERROR("Unsupported divider value\n"); | |
6021 | return; | |
6022 | } | |
6023 | ||
6e3c9717 ACO |
6024 | if (crtc->config->has_pch_encoder) |
6025 | intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n); | |
03afc4a2 | 6026 | else |
fe3cd48d | 6027 | intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2); |
03afc4a2 DV |
6028 | } |
6029 | ||
d288f65f | 6030 | static void vlv_update_pll(struct intel_crtc *crtc, |
5cec258b | 6031 | struct intel_crtc_state *pipe_config) |
bdd4b6a6 DV |
6032 | { |
6033 | u32 dpll, dpll_md; | |
6034 | ||
6035 | /* | |
6036 | * Enable DPIO clock input. We should never disable the reference | |
6037 | * clock for pipe B, since VGA hotplug / manual detection depends | |
6038 | * on it. | |
6039 | */ | |
6040 | dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV | | |
6041 | DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV; | |
6042 | /* We should never disable this, set it here for state tracking */ | |
6043 | if (crtc->pipe == PIPE_B) | |
6044 | dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
6045 | dpll |= DPLL_VCO_ENABLE; | |
d288f65f | 6046 | pipe_config->dpll_hw_state.dpll = dpll; |
bdd4b6a6 | 6047 | |
d288f65f | 6048 | dpll_md = (pipe_config->pixel_multiplier - 1) |
bdd4b6a6 | 6049 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
d288f65f | 6050 | pipe_config->dpll_hw_state.dpll_md = dpll_md; |
bdd4b6a6 DV |
6051 | } |
6052 | ||
d288f65f | 6053 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 6054 | const struct intel_crtc_state *pipe_config) |
a0c4da24 | 6055 | { |
f47709a9 | 6056 | struct drm_device *dev = crtc->base.dev; |
a0c4da24 | 6057 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 6058 | int pipe = crtc->pipe; |
bdd4b6a6 | 6059 | u32 mdiv; |
a0c4da24 | 6060 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
bdd4b6a6 | 6061 | u32 coreclk, reg_val; |
a0c4da24 | 6062 | |
09153000 DV |
6063 | mutex_lock(&dev_priv->dpio_lock); |
6064 | ||
d288f65f VS |
6065 | bestn = pipe_config->dpll.n; |
6066 | bestm1 = pipe_config->dpll.m1; | |
6067 | bestm2 = pipe_config->dpll.m2; | |
6068 | bestp1 = pipe_config->dpll.p1; | |
6069 | bestp2 = pipe_config->dpll.p2; | |
a0c4da24 | 6070 | |
89b667f8 JB |
6071 | /* See eDP HDMI DPIO driver vbios notes doc */ |
6072 | ||
6073 | /* PLL B needs special handling */ | |
bdd4b6a6 | 6074 | if (pipe == PIPE_B) |
5e69f97f | 6075 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
6076 | |
6077 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 6078 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
6079 | |
6080 | /* Disable target IRef on PLL */ | |
ab3c759a | 6081 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 6082 | reg_val &= 0x00ffffff; |
ab3c759a | 6083 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
6084 | |
6085 | /* Disable fast lock */ | |
ab3c759a | 6086 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
6087 | |
6088 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
6089 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
6090 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
6091 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 6092 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
6093 | |
6094 | /* | |
6095 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
6096 | * but we don't support that). | |
6097 | * Note: don't use the DAC post divider as it seems unstable. | |
6098 | */ | |
6099 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 6100 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 6101 | |
a0c4da24 | 6102 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 6103 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 6104 | |
89b667f8 | 6105 | /* Set HBR and RBR LPF coefficients */ |
d288f65f | 6106 | if (pipe_config->port_clock == 162000 || |
409ee761 ACO |
6107 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) || |
6108 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) | |
ab3c759a | 6109 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 6110 | 0x009f0003); |
89b667f8 | 6111 | else |
ab3c759a | 6112 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
6113 | 0x00d0000f); |
6114 | ||
681a8504 | 6115 | if (pipe_config->has_dp_encoder) { |
89b667f8 | 6116 | /* Use SSC source */ |
bdd4b6a6 | 6117 | if (pipe == PIPE_A) |
ab3c759a | 6118 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6119 | 0x0df40000); |
6120 | else | |
ab3c759a | 6121 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6122 | 0x0df70000); |
6123 | } else { /* HDMI or VGA */ | |
6124 | /* Use bend source */ | |
bdd4b6a6 | 6125 | if (pipe == PIPE_A) |
ab3c759a | 6126 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6127 | 0x0df70000); |
6128 | else | |
ab3c759a | 6129 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6130 | 0x0df40000); |
6131 | } | |
a0c4da24 | 6132 | |
ab3c759a | 6133 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 | 6134 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
409ee761 ACO |
6135 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
6136 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) | |
89b667f8 | 6137 | coreclk |= 0x01000000; |
ab3c759a | 6138 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 6139 | |
ab3c759a | 6140 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
09153000 | 6141 | mutex_unlock(&dev_priv->dpio_lock); |
a0c4da24 JB |
6142 | } |
6143 | ||
d288f65f | 6144 | static void chv_update_pll(struct intel_crtc *crtc, |
5cec258b | 6145 | struct intel_crtc_state *pipe_config) |
1ae0d137 | 6146 | { |
d288f65f | 6147 | pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLOCK_CHV | |
1ae0d137 VS |
6148 | DPLL_REFA_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS | |
6149 | DPLL_VCO_ENABLE; | |
6150 | if (crtc->pipe != PIPE_A) | |
d288f65f | 6151 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; |
1ae0d137 | 6152 | |
d288f65f VS |
6153 | pipe_config->dpll_hw_state.dpll_md = |
6154 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
1ae0d137 VS |
6155 | } |
6156 | ||
d288f65f | 6157 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 6158 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
6159 | { |
6160 | struct drm_device *dev = crtc->base.dev; | |
6161 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6162 | int pipe = crtc->pipe; | |
6163 | int dpll_reg = DPLL(crtc->pipe); | |
6164 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
580d3811 | 6165 | u32 loopfilter, intcoeff; |
9d556c99 CML |
6166 | u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac; |
6167 | int refclk; | |
6168 | ||
d288f65f VS |
6169 | bestn = pipe_config->dpll.n; |
6170 | bestm2_frac = pipe_config->dpll.m2 & 0x3fffff; | |
6171 | bestm1 = pipe_config->dpll.m1; | |
6172 | bestm2 = pipe_config->dpll.m2 >> 22; | |
6173 | bestp1 = pipe_config->dpll.p1; | |
6174 | bestp2 = pipe_config->dpll.p2; | |
9d556c99 CML |
6175 | |
6176 | /* | |
6177 | * Enable Refclk and SSC | |
6178 | */ | |
a11b0703 | 6179 | I915_WRITE(dpll_reg, |
d288f65f | 6180 | pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE); |
a11b0703 VS |
6181 | |
6182 | mutex_lock(&dev_priv->dpio_lock); | |
9d556c99 | 6183 | |
9d556c99 CML |
6184 | /* p1 and p2 divider */ |
6185 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port), | |
6186 | 5 << DPIO_CHV_S1_DIV_SHIFT | | |
6187 | bestp1 << DPIO_CHV_P1_DIV_SHIFT | | |
6188 | bestp2 << DPIO_CHV_P2_DIV_SHIFT | | |
6189 | 1 << DPIO_CHV_K_DIV_SHIFT); | |
6190 | ||
6191 | /* Feedback post-divider - m2 */ | |
6192 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2); | |
6193 | ||
6194 | /* Feedback refclk divider - n and m1 */ | |
6195 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port), | |
6196 | DPIO_CHV_M1_DIV_BY_2 | | |
6197 | 1 << DPIO_CHV_N_DIV_SHIFT); | |
6198 | ||
6199 | /* M2 fraction division */ | |
6200 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac); | |
6201 | ||
6202 | /* M2 fraction division enable */ | |
6203 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), | |
6204 | DPIO_CHV_FRAC_DIV_EN | | |
6205 | (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT)); | |
6206 | ||
6207 | /* Loop filter */ | |
409ee761 | 6208 | refclk = i9xx_get_refclk(crtc, 0); |
9d556c99 CML |
6209 | loopfilter = 5 << DPIO_CHV_PROP_COEFF_SHIFT | |
6210 | 2 << DPIO_CHV_GAIN_CTRL_SHIFT; | |
6211 | if (refclk == 100000) | |
6212 | intcoeff = 11; | |
6213 | else if (refclk == 38400) | |
6214 | intcoeff = 10; | |
6215 | else | |
6216 | intcoeff = 9; | |
6217 | loopfilter |= intcoeff << DPIO_CHV_INT_COEFF_SHIFT; | |
6218 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter); | |
6219 | ||
6220 | /* AFC Recal */ | |
6221 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), | |
6222 | vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) | | |
6223 | DPIO_AFC_RECAL); | |
6224 | ||
6225 | mutex_unlock(&dev_priv->dpio_lock); | |
6226 | } | |
6227 | ||
d288f65f VS |
6228 | /** |
6229 | * vlv_force_pll_on - forcibly enable just the PLL | |
6230 | * @dev_priv: i915 private structure | |
6231 | * @pipe: pipe PLL to enable | |
6232 | * @dpll: PLL configuration | |
6233 | * | |
6234 | * Enable the PLL for @pipe using the supplied @dpll config. To be used | |
6235 | * in cases where we need the PLL enabled even when @pipe is not going to | |
6236 | * be enabled. | |
6237 | */ | |
6238 | void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, | |
6239 | const struct dpll *dpll) | |
6240 | { | |
6241 | struct intel_crtc *crtc = | |
6242 | to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
5cec258b | 6243 | struct intel_crtc_state pipe_config = { |
d288f65f VS |
6244 | .pixel_multiplier = 1, |
6245 | .dpll = *dpll, | |
6246 | }; | |
6247 | ||
6248 | if (IS_CHERRYVIEW(dev)) { | |
6249 | chv_update_pll(crtc, &pipe_config); | |
6250 | chv_prepare_pll(crtc, &pipe_config); | |
6251 | chv_enable_pll(crtc, &pipe_config); | |
6252 | } else { | |
6253 | vlv_update_pll(crtc, &pipe_config); | |
6254 | vlv_prepare_pll(crtc, &pipe_config); | |
6255 | vlv_enable_pll(crtc, &pipe_config); | |
6256 | } | |
6257 | } | |
6258 | ||
6259 | /** | |
6260 | * vlv_force_pll_off - forcibly disable just the PLL | |
6261 | * @dev_priv: i915 private structure | |
6262 | * @pipe: pipe PLL to disable | |
6263 | * | |
6264 | * Disable the PLL for @pipe. To be used in cases where we need | |
6265 | * the PLL enabled even when @pipe is not going to be enabled. | |
6266 | */ | |
6267 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe) | |
6268 | { | |
6269 | if (IS_CHERRYVIEW(dev)) | |
6270 | chv_disable_pll(to_i915(dev), pipe); | |
6271 | else | |
6272 | vlv_disable_pll(to_i915(dev), pipe); | |
6273 | } | |
6274 | ||
f47709a9 | 6275 | static void i9xx_update_pll(struct intel_crtc *crtc, |
190f68c5 | 6276 | struct intel_crtc_state *crtc_state, |
f47709a9 | 6277 | intel_clock_t *reduced_clock, |
eb1cbe48 DV |
6278 | int num_connectors) |
6279 | { | |
f47709a9 | 6280 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 6281 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 DV |
6282 | u32 dpll; |
6283 | bool is_sdvo; | |
190f68c5 | 6284 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 6285 | |
190f68c5 | 6286 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 6287 | |
d0737e1d ACO |
6288 | is_sdvo = intel_pipe_will_have_type(crtc, INTEL_OUTPUT_SDVO) || |
6289 | intel_pipe_will_have_type(crtc, INTEL_OUTPUT_HDMI); | |
eb1cbe48 DV |
6290 | |
6291 | dpll = DPLL_VGA_MODE_DIS; | |
6292 | ||
d0737e1d | 6293 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
6294 | dpll |= DPLLB_MODE_LVDS; |
6295 | else | |
6296 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 6297 | |
ef1b460d | 6298 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
190f68c5 | 6299 | dpll |= (crtc_state->pixel_multiplier - 1) |
198a037f | 6300 | << SDVO_MULTIPLIER_SHIFT_HIRES; |
eb1cbe48 | 6301 | } |
198a037f DV |
6302 | |
6303 | if (is_sdvo) | |
4a33e48d | 6304 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 6305 | |
190f68c5 | 6306 | if (crtc_state->has_dp_encoder) |
4a33e48d | 6307 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
6308 | |
6309 | /* compute bitmask from p1 value */ | |
6310 | if (IS_PINEVIEW(dev)) | |
6311 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
6312 | else { | |
6313 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
6314 | if (IS_G4X(dev) && reduced_clock) | |
6315 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
6316 | } | |
6317 | switch (clock->p2) { | |
6318 | case 5: | |
6319 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
6320 | break; | |
6321 | case 7: | |
6322 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
6323 | break; | |
6324 | case 10: | |
6325 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
6326 | break; | |
6327 | case 14: | |
6328 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
6329 | break; | |
6330 | } | |
6331 | if (INTEL_INFO(dev)->gen >= 4) | |
6332 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
6333 | ||
190f68c5 | 6334 | if (crtc_state->sdvo_tv_clock) |
eb1cbe48 | 6335 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
d0737e1d | 6336 | else if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
6337 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
6338 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
6339 | else | |
6340 | dpll |= PLL_REF_INPUT_DREFCLK; | |
6341 | ||
6342 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 6343 | crtc_state->dpll_hw_state.dpll = dpll; |
8bcc2795 | 6344 | |
eb1cbe48 | 6345 | if (INTEL_INFO(dev)->gen >= 4) { |
190f68c5 | 6346 | u32 dpll_md = (crtc_state->pixel_multiplier - 1) |
ef1b460d | 6347 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
190f68c5 | 6348 | crtc_state->dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 DV |
6349 | } |
6350 | } | |
6351 | ||
f47709a9 | 6352 | static void i8xx_update_pll(struct intel_crtc *crtc, |
190f68c5 | 6353 | struct intel_crtc_state *crtc_state, |
f47709a9 | 6354 | intel_clock_t *reduced_clock, |
eb1cbe48 DV |
6355 | int num_connectors) |
6356 | { | |
f47709a9 | 6357 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 6358 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 | 6359 | u32 dpll; |
190f68c5 | 6360 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 6361 | |
190f68c5 | 6362 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 6363 | |
eb1cbe48 DV |
6364 | dpll = DPLL_VGA_MODE_DIS; |
6365 | ||
d0737e1d | 6366 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
6367 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
6368 | } else { | |
6369 | if (clock->p1 == 2) | |
6370 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
6371 | else | |
6372 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
6373 | if (clock->p2 == 4) | |
6374 | dpll |= PLL_P2_DIVIDE_BY_4; | |
6375 | } | |
6376 | ||
d0737e1d | 6377 | if (!IS_I830(dev) && intel_pipe_will_have_type(crtc, INTEL_OUTPUT_DVO)) |
4a33e48d DV |
6378 | dpll |= DPLL_DVO_2X_MODE; |
6379 | ||
d0737e1d | 6380 | if (intel_pipe_will_have_type(crtc, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
6381 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
6382 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
6383 | else | |
6384 | dpll |= PLL_REF_INPUT_DREFCLK; | |
6385 | ||
6386 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 6387 | crtc_state->dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
6388 | } |
6389 | ||
8a654f3b | 6390 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c PZ |
6391 | { |
6392 | struct drm_device *dev = intel_crtc->base.dev; | |
6393 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6394 | enum pipe pipe = intel_crtc->pipe; | |
6e3c9717 | 6395 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
8a654f3b | 6396 | struct drm_display_mode *adjusted_mode = |
6e3c9717 | 6397 | &intel_crtc->config->base.adjusted_mode; |
1caea6e9 VS |
6398 | uint32_t crtc_vtotal, crtc_vblank_end; |
6399 | int vsyncshift = 0; | |
4d8a62ea DV |
6400 | |
6401 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
6402 | * the hw state checker will get angry at the mismatch. */ | |
6403 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
6404 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c | 6405 | |
609aeaca | 6406 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
b0e77b9c | 6407 | /* the chip adds 2 halflines automatically */ |
4d8a62ea DV |
6408 | crtc_vtotal -= 1; |
6409 | crtc_vblank_end -= 1; | |
609aeaca | 6410 | |
409ee761 | 6411 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
609aeaca VS |
6412 | vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2; |
6413 | else | |
6414 | vsyncshift = adjusted_mode->crtc_hsync_start - | |
6415 | adjusted_mode->crtc_htotal / 2; | |
1caea6e9 VS |
6416 | if (vsyncshift < 0) |
6417 | vsyncshift += adjusted_mode->crtc_htotal; | |
b0e77b9c PZ |
6418 | } |
6419 | ||
6420 | if (INTEL_INFO(dev)->gen > 3) | |
fe2b8f9d | 6421 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 6422 | |
fe2b8f9d | 6423 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
6424 | (adjusted_mode->crtc_hdisplay - 1) | |
6425 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 6426 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
6427 | (adjusted_mode->crtc_hblank_start - 1) | |
6428 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 6429 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
6430 | (adjusted_mode->crtc_hsync_start - 1) | |
6431 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
6432 | ||
fe2b8f9d | 6433 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 6434 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 6435 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 6436 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 6437 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 6438 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 6439 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
6440 | (adjusted_mode->crtc_vsync_start - 1) | |
6441 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
6442 | ||
b5e508d4 PZ |
6443 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
6444 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
6445 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
6446 | * bits. */ | |
6447 | if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP && | |
6448 | (pipe == PIPE_B || pipe == PIPE_C)) | |
6449 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
6450 | ||
b0e77b9c PZ |
6451 | /* pipesrc controls the size that is scaled from, which should |
6452 | * always be the user's requested size. | |
6453 | */ | |
6454 | I915_WRITE(PIPESRC(pipe), | |
6e3c9717 ACO |
6455 | ((intel_crtc->config->pipe_src_w - 1) << 16) | |
6456 | (intel_crtc->config->pipe_src_h - 1)); | |
b0e77b9c PZ |
6457 | } |
6458 | ||
1bd1bd80 | 6459 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5cec258b | 6460 | struct intel_crtc_state *pipe_config) |
1bd1bd80 DV |
6461 | { |
6462 | struct drm_device *dev = crtc->base.dev; | |
6463 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6464 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; | |
6465 | uint32_t tmp; | |
6466 | ||
6467 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
6468 | pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; |
6469 | pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 6470 | tmp = I915_READ(HBLANK(cpu_transcoder)); |
2d112de7 ACO |
6471 | pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; |
6472 | pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 6473 | tmp = I915_READ(HSYNC(cpu_transcoder)); |
2d112de7 ACO |
6474 | pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; |
6475 | pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
6476 | |
6477 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
6478 | pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; |
6479 | pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 6480 | tmp = I915_READ(VBLANK(cpu_transcoder)); |
2d112de7 ACO |
6481 | pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; |
6482 | pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 6483 | tmp = I915_READ(VSYNC(cpu_transcoder)); |
2d112de7 ACO |
6484 | pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; |
6485 | pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
6486 | |
6487 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
2d112de7 ACO |
6488 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; |
6489 | pipe_config->base.adjusted_mode.crtc_vtotal += 1; | |
6490 | pipe_config->base.adjusted_mode.crtc_vblank_end += 1; | |
1bd1bd80 DV |
6491 | } |
6492 | ||
6493 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
6494 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
6495 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
6496 | ||
2d112de7 ACO |
6497 | pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h; |
6498 | pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
6499 | } |
6500 | ||
f6a83288 | 6501 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 6502 | struct intel_crtc_state *pipe_config) |
babea61d | 6503 | { |
2d112de7 ACO |
6504 | mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay; |
6505 | mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal; | |
6506 | mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start; | |
6507 | mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end; | |
babea61d | 6508 | |
2d112de7 ACO |
6509 | mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay; |
6510 | mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal; | |
6511 | mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start; | |
6512 | mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end; | |
babea61d | 6513 | |
2d112de7 | 6514 | mode->flags = pipe_config->base.adjusted_mode.flags; |
babea61d | 6515 | |
2d112de7 ACO |
6516 | mode->clock = pipe_config->base.adjusted_mode.crtc_clock; |
6517 | mode->flags |= pipe_config->base.adjusted_mode.flags; | |
babea61d JB |
6518 | } |
6519 | ||
84b046f3 DV |
6520 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
6521 | { | |
6522 | struct drm_device *dev = intel_crtc->base.dev; | |
6523 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6524 | uint32_t pipeconf; | |
6525 | ||
9f11a9e4 | 6526 | pipeconf = 0; |
84b046f3 | 6527 | |
b6b5d049 VS |
6528 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
6529 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
6530 | pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE; | |
67c72a12 | 6531 | |
6e3c9717 | 6532 | if (intel_crtc->config->double_wide) |
cf532bb2 | 6533 | pipeconf |= PIPECONF_DOUBLE_WIDE; |
84b046f3 | 6534 | |
ff9ce46e DV |
6535 | /* only g4x and later have fancy bpc/dither controls */ |
6536 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { | |
ff9ce46e | 6537 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
6e3c9717 | 6538 | if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30) |
ff9ce46e | 6539 | pipeconf |= PIPECONF_DITHER_EN | |
84b046f3 | 6540 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 6541 | |
6e3c9717 | 6542 | switch (intel_crtc->config->pipe_bpp) { |
ff9ce46e DV |
6543 | case 18: |
6544 | pipeconf |= PIPECONF_6BPC; | |
6545 | break; | |
6546 | case 24: | |
6547 | pipeconf |= PIPECONF_8BPC; | |
6548 | break; | |
6549 | case 30: | |
6550 | pipeconf |= PIPECONF_10BPC; | |
6551 | break; | |
6552 | default: | |
6553 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
6554 | BUG(); | |
84b046f3 DV |
6555 | } |
6556 | } | |
6557 | ||
6558 | if (HAS_PIPE_CXSR(dev)) { | |
6559 | if (intel_crtc->lowfreq_avail) { | |
6560 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
6561 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
6562 | } else { | |
6563 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
6564 | } |
6565 | } | |
6566 | ||
6e3c9717 | 6567 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) { |
efc2cfff | 6568 | if (INTEL_INFO(dev)->gen < 4 || |
409ee761 | 6569 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
efc2cfff VS |
6570 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; |
6571 | else | |
6572 | pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT; | |
6573 | } else | |
84b046f3 DV |
6574 | pipeconf |= PIPECONF_PROGRESSIVE; |
6575 | ||
6e3c9717 | 6576 | if (IS_VALLEYVIEW(dev) && intel_crtc->config->limited_color_range) |
9f11a9e4 | 6577 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; |
9c8e09b7 | 6578 | |
84b046f3 DV |
6579 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
6580 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
6581 | } | |
6582 | ||
190f68c5 ACO |
6583 | static int i9xx_crtc_compute_clock(struct intel_crtc *crtc, |
6584 | struct intel_crtc_state *crtc_state) | |
79e53945 | 6585 | { |
c7653199 | 6586 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 6587 | struct drm_i915_private *dev_priv = dev->dev_private; |
c751ce4f | 6588 | int refclk, num_connectors = 0; |
652c393a | 6589 | intel_clock_t clock, reduced_clock; |
a16af721 | 6590 | bool ok, has_reduced_clock = false; |
e9fd1c02 | 6591 | bool is_lvds = false, is_dsi = false; |
5eddb70b | 6592 | struct intel_encoder *encoder; |
d4906093 | 6593 | const intel_limit_t *limit; |
79e53945 | 6594 | |
d0737e1d ACO |
6595 | for_each_intel_encoder(dev, encoder) { |
6596 | if (encoder->new_crtc != crtc) | |
6597 | continue; | |
6598 | ||
5eddb70b | 6599 | switch (encoder->type) { |
79e53945 JB |
6600 | case INTEL_OUTPUT_LVDS: |
6601 | is_lvds = true; | |
6602 | break; | |
e9fd1c02 JN |
6603 | case INTEL_OUTPUT_DSI: |
6604 | is_dsi = true; | |
6605 | break; | |
6847d71b PZ |
6606 | default: |
6607 | break; | |
79e53945 | 6608 | } |
43565a06 | 6609 | |
c751ce4f | 6610 | num_connectors++; |
79e53945 JB |
6611 | } |
6612 | ||
f2335330 | 6613 | if (is_dsi) |
5b18e57c | 6614 | return 0; |
f2335330 | 6615 | |
190f68c5 | 6616 | if (!crtc_state->clock_set) { |
409ee761 | 6617 | refclk = i9xx_get_refclk(crtc, num_connectors); |
79e53945 | 6618 | |
e9fd1c02 JN |
6619 | /* |
6620 | * Returns a set of divisors for the desired target clock with | |
6621 | * the given refclk, or FALSE. The returned values represent | |
6622 | * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + | |
6623 | * 2) / p1 / p2. | |
6624 | */ | |
409ee761 | 6625 | limit = intel_limit(crtc, refclk); |
c7653199 | 6626 | ok = dev_priv->display.find_dpll(limit, crtc, |
190f68c5 | 6627 | crtc_state->port_clock, |
e9fd1c02 | 6628 | refclk, NULL, &clock); |
f2335330 | 6629 | if (!ok) { |
e9fd1c02 JN |
6630 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
6631 | return -EINVAL; | |
6632 | } | |
79e53945 | 6633 | |
f2335330 JN |
6634 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
6635 | /* | |
6636 | * Ensure we match the reduced clock's P to the target | |
6637 | * clock. If the clocks don't match, we can't switch | |
6638 | * the display clock by using the FP0/FP1. In such case | |
6639 | * we will disable the LVDS downclock feature. | |
6640 | */ | |
6641 | has_reduced_clock = | |
c7653199 | 6642 | dev_priv->display.find_dpll(limit, crtc, |
f2335330 JN |
6643 | dev_priv->lvds_downclock, |
6644 | refclk, &clock, | |
6645 | &reduced_clock); | |
6646 | } | |
6647 | /* Compat-code for transition, will disappear. */ | |
190f68c5 ACO |
6648 | crtc_state->dpll.n = clock.n; |
6649 | crtc_state->dpll.m1 = clock.m1; | |
6650 | crtc_state->dpll.m2 = clock.m2; | |
6651 | crtc_state->dpll.p1 = clock.p1; | |
6652 | crtc_state->dpll.p2 = clock.p2; | |
f47709a9 | 6653 | } |
7026d4ac | 6654 | |
e9fd1c02 | 6655 | if (IS_GEN2(dev)) { |
190f68c5 | 6656 | i8xx_update_pll(crtc, crtc_state, |
2a8f64ca VP |
6657 | has_reduced_clock ? &reduced_clock : NULL, |
6658 | num_connectors); | |
9d556c99 | 6659 | } else if (IS_CHERRYVIEW(dev)) { |
190f68c5 | 6660 | chv_update_pll(crtc, crtc_state); |
e9fd1c02 | 6661 | } else if (IS_VALLEYVIEW(dev)) { |
190f68c5 | 6662 | vlv_update_pll(crtc, crtc_state); |
e9fd1c02 | 6663 | } else { |
190f68c5 | 6664 | i9xx_update_pll(crtc, crtc_state, |
eb1cbe48 | 6665 | has_reduced_clock ? &reduced_clock : NULL, |
eba905b2 | 6666 | num_connectors); |
e9fd1c02 | 6667 | } |
79e53945 | 6668 | |
c8f7a0db | 6669 | return 0; |
f564048e EA |
6670 | } |
6671 | ||
2fa2fe9a | 6672 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 6673 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
6674 | { |
6675 | struct drm_device *dev = crtc->base.dev; | |
6676 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6677 | uint32_t tmp; | |
6678 | ||
dc9e7dec VS |
6679 | if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev))) |
6680 | return; | |
6681 | ||
2fa2fe9a | 6682 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
6683 | if (!(tmp & PFIT_ENABLE)) |
6684 | return; | |
2fa2fe9a | 6685 | |
06922821 | 6686 | /* Check whether the pfit is attached to our pipe. */ |
2fa2fe9a DV |
6687 | if (INTEL_INFO(dev)->gen < 4) { |
6688 | if (crtc->pipe != PIPE_B) | |
6689 | return; | |
2fa2fe9a DV |
6690 | } else { |
6691 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
6692 | return; | |
6693 | } | |
6694 | ||
06922821 | 6695 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a DV |
6696 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
6697 | if (INTEL_INFO(dev)->gen < 5) | |
6698 | pipe_config->gmch_pfit.lvds_border_bits = | |
6699 | I915_READ(LVDS) & LVDS_BORDER_ENABLE; | |
6700 | } | |
6701 | ||
acbec814 | 6702 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 6703 | struct intel_crtc_state *pipe_config) |
acbec814 JB |
6704 | { |
6705 | struct drm_device *dev = crtc->base.dev; | |
6706 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6707 | int pipe = pipe_config->cpu_transcoder; | |
6708 | intel_clock_t clock; | |
6709 | u32 mdiv; | |
662c6ecb | 6710 | int refclk = 100000; |
acbec814 | 6711 | |
f573de5a SK |
6712 | /* In case of MIPI DPLL will not even be used */ |
6713 | if (!(pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE)) | |
6714 | return; | |
6715 | ||
acbec814 | 6716 | mutex_lock(&dev_priv->dpio_lock); |
ab3c759a | 6717 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
acbec814 JB |
6718 | mutex_unlock(&dev_priv->dpio_lock); |
6719 | ||
6720 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
6721 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
6722 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
6723 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
6724 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
6725 | ||
f646628b | 6726 | vlv_clock(refclk, &clock); |
acbec814 | 6727 | |
f646628b VS |
6728 | /* clock.dot is the fast clock */ |
6729 | pipe_config->port_clock = clock.dot / 5; | |
acbec814 JB |
6730 | } |
6731 | ||
5724dbd1 DL |
6732 | static void |
6733 | i9xx_get_initial_plane_config(struct intel_crtc *crtc, | |
6734 | struct intel_initial_plane_config *plane_config) | |
1ad292b5 JB |
6735 | { |
6736 | struct drm_device *dev = crtc->base.dev; | |
6737 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6738 | u32 val, base, offset; | |
6739 | int pipe = crtc->pipe, plane = crtc->plane; | |
6740 | int fourcc, pixel_format; | |
6741 | int aligned_height; | |
b113d5ee | 6742 | struct drm_framebuffer *fb; |
1b842c89 | 6743 | struct intel_framebuffer *intel_fb; |
1ad292b5 | 6744 | |
42a7b088 DL |
6745 | val = I915_READ(DSPCNTR(plane)); |
6746 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
6747 | return; | |
6748 | ||
d9806c9f | 6749 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 6750 | if (!intel_fb) { |
1ad292b5 JB |
6751 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
6752 | return; | |
6753 | } | |
6754 | ||
1b842c89 DL |
6755 | fb = &intel_fb->base; |
6756 | ||
18c5247e DV |
6757 | if (INTEL_INFO(dev)->gen >= 4) { |
6758 | if (val & DISPPLANE_TILED) { | |
49af449b | 6759 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
6760 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
6761 | } | |
6762 | } | |
1ad292b5 JB |
6763 | |
6764 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 6765 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
6766 | fb->pixel_format = fourcc; |
6767 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
1ad292b5 JB |
6768 | |
6769 | if (INTEL_INFO(dev)->gen >= 4) { | |
49af449b | 6770 | if (plane_config->tiling) |
1ad292b5 JB |
6771 | offset = I915_READ(DSPTILEOFF(plane)); |
6772 | else | |
6773 | offset = I915_READ(DSPLINOFF(plane)); | |
6774 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
6775 | } else { | |
6776 | base = I915_READ(DSPADDR(plane)); | |
6777 | } | |
6778 | plane_config->base = base; | |
6779 | ||
6780 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
6781 | fb->width = ((val >> 16) & 0xfff) + 1; |
6782 | fb->height = ((val >> 0) & 0xfff) + 1; | |
1ad292b5 JB |
6783 | |
6784 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 6785 | fb->pitches[0] = val & 0xffffffc0; |
1ad292b5 | 6786 | |
b113d5ee | 6787 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
6788 | fb->pixel_format, |
6789 | fb->modifier[0]); | |
1ad292b5 | 6790 | |
f37b5c2b | 6791 | plane_config->size = fb->pitches[0] * aligned_height; |
1ad292b5 | 6792 | |
2844a921 DL |
6793 | DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
6794 | pipe_name(pipe), plane, fb->width, fb->height, | |
6795 | fb->bits_per_pixel, base, fb->pitches[0], | |
6796 | plane_config->size); | |
1ad292b5 | 6797 | |
2d14030b | 6798 | plane_config->fb = intel_fb; |
1ad292b5 JB |
6799 | } |
6800 | ||
70b23a98 | 6801 | static void chv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 6802 | struct intel_crtc_state *pipe_config) |
70b23a98 VS |
6803 | { |
6804 | struct drm_device *dev = crtc->base.dev; | |
6805 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6806 | int pipe = pipe_config->cpu_transcoder; | |
6807 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
6808 | intel_clock_t clock; | |
6809 | u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2; | |
6810 | int refclk = 100000; | |
6811 | ||
6812 | mutex_lock(&dev_priv->dpio_lock); | |
6813 | cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port)); | |
6814 | pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port)); | |
6815 | pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port)); | |
6816 | pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port)); | |
6817 | mutex_unlock(&dev_priv->dpio_lock); | |
6818 | ||
6819 | clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0; | |
6820 | clock.m2 = ((pll_dw0 & 0xff) << 22) | (pll_dw2 & 0x3fffff); | |
6821 | clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf; | |
6822 | clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7; | |
6823 | clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f; | |
6824 | ||
6825 | chv_clock(refclk, &clock); | |
6826 | ||
6827 | /* clock.dot is the fast clock */ | |
6828 | pipe_config->port_clock = clock.dot / 5; | |
6829 | } | |
6830 | ||
0e8ffe1b | 6831 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 6832 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
6833 | { |
6834 | struct drm_device *dev = crtc->base.dev; | |
6835 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6836 | uint32_t tmp; | |
6837 | ||
f458ebbc DV |
6838 | if (!intel_display_power_is_enabled(dev_priv, |
6839 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
b5482bd0 ID |
6840 | return false; |
6841 | ||
e143a21c | 6842 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 6843 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 6844 | |
0e8ffe1b DV |
6845 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
6846 | if (!(tmp & PIPECONF_ENABLE)) | |
6847 | return false; | |
6848 | ||
42571aef VS |
6849 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { |
6850 | switch (tmp & PIPECONF_BPC_MASK) { | |
6851 | case PIPECONF_6BPC: | |
6852 | pipe_config->pipe_bpp = 18; | |
6853 | break; | |
6854 | case PIPECONF_8BPC: | |
6855 | pipe_config->pipe_bpp = 24; | |
6856 | break; | |
6857 | case PIPECONF_10BPC: | |
6858 | pipe_config->pipe_bpp = 30; | |
6859 | break; | |
6860 | default: | |
6861 | break; | |
6862 | } | |
6863 | } | |
6864 | ||
b5a9fa09 DV |
6865 | if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT)) |
6866 | pipe_config->limited_color_range = true; | |
6867 | ||
282740f7 VS |
6868 | if (INTEL_INFO(dev)->gen < 4) |
6869 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; | |
6870 | ||
1bd1bd80 DV |
6871 | intel_get_pipe_timings(crtc, pipe_config); |
6872 | ||
2fa2fe9a DV |
6873 | i9xx_get_pfit_config(crtc, pipe_config); |
6874 | ||
6c49f241 DV |
6875 | if (INTEL_INFO(dev)->gen >= 4) { |
6876 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
6877 | pipe_config->pixel_multiplier = | |
6878 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
6879 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 6880 | pipe_config->dpll_hw_state.dpll_md = tmp; |
6c49f241 DV |
6881 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
6882 | tmp = I915_READ(DPLL(crtc->pipe)); | |
6883 | pipe_config->pixel_multiplier = | |
6884 | ((tmp & SDVO_MULTIPLIER_MASK) | |
6885 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
6886 | } else { | |
6887 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
6888 | * port and will be fixed up in the encoder->get_config | |
6889 | * function. */ | |
6890 | pipe_config->pixel_multiplier = 1; | |
6891 | } | |
8bcc2795 DV |
6892 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
6893 | if (!IS_VALLEYVIEW(dev)) { | |
1c4e0274 VS |
6894 | /* |
6895 | * DPLL_DVO_2X_MODE must be enabled for both DPLLs | |
6896 | * on 830. Filter it out here so that we don't | |
6897 | * report errors due to that. | |
6898 | */ | |
6899 | if (IS_I830(dev)) | |
6900 | pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE; | |
6901 | ||
8bcc2795 DV |
6902 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); |
6903 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
6904 | } else { |
6905 | /* Mask out read-only status bits. */ | |
6906 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
6907 | DPLL_PORTC_READY_MASK | | |
6908 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 6909 | } |
6c49f241 | 6910 | |
70b23a98 VS |
6911 | if (IS_CHERRYVIEW(dev)) |
6912 | chv_crtc_clock_get(crtc, pipe_config); | |
6913 | else if (IS_VALLEYVIEW(dev)) | |
acbec814 JB |
6914 | vlv_crtc_clock_get(crtc, pipe_config); |
6915 | else | |
6916 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 6917 | |
0e8ffe1b DV |
6918 | return true; |
6919 | } | |
6920 | ||
dde86e2d | 6921 | static void ironlake_init_pch_refclk(struct drm_device *dev) |
13d83a67 JB |
6922 | { |
6923 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13d83a67 | 6924 | struct intel_encoder *encoder; |
74cfd7ac | 6925 | u32 val, final; |
13d83a67 | 6926 | bool has_lvds = false; |
199e5d79 | 6927 | bool has_cpu_edp = false; |
199e5d79 | 6928 | bool has_panel = false; |
99eb6a01 KP |
6929 | bool has_ck505 = false; |
6930 | bool can_ssc = false; | |
13d83a67 JB |
6931 | |
6932 | /* We need to take the global config into account */ | |
b2784e15 | 6933 | for_each_intel_encoder(dev, encoder) { |
199e5d79 KP |
6934 | switch (encoder->type) { |
6935 | case INTEL_OUTPUT_LVDS: | |
6936 | has_panel = true; | |
6937 | has_lvds = true; | |
6938 | break; | |
6939 | case INTEL_OUTPUT_EDP: | |
6940 | has_panel = true; | |
2de6905f | 6941 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
6942 | has_cpu_edp = true; |
6943 | break; | |
6847d71b PZ |
6944 | default: |
6945 | break; | |
13d83a67 JB |
6946 | } |
6947 | } | |
6948 | ||
99eb6a01 | 6949 | if (HAS_PCH_IBX(dev)) { |
41aa3448 | 6950 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
6951 | can_ssc = has_ck505; |
6952 | } else { | |
6953 | has_ck505 = false; | |
6954 | can_ssc = true; | |
6955 | } | |
6956 | ||
2de6905f ID |
6957 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n", |
6958 | has_panel, has_lvds, has_ck505); | |
13d83a67 JB |
6959 | |
6960 | /* Ironlake: try to setup display ref clock before DPLL | |
6961 | * enabling. This is only under driver's control after | |
6962 | * PCH B stepping, previous chipset stepping should be | |
6963 | * ignoring this setting. | |
6964 | */ | |
74cfd7ac CW |
6965 | val = I915_READ(PCH_DREF_CONTROL); |
6966 | ||
6967 | /* As we must carefully and slowly disable/enable each source in turn, | |
6968 | * compute the final state we want first and check if we need to | |
6969 | * make any changes at all. | |
6970 | */ | |
6971 | final = val; | |
6972 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
6973 | if (has_ck505) | |
6974 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
6975 | else | |
6976 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
6977 | ||
6978 | final &= ~DREF_SSC_SOURCE_MASK; | |
6979 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
6980 | final &= ~DREF_SSC1_ENABLE; | |
6981 | ||
6982 | if (has_panel) { | |
6983 | final |= DREF_SSC_SOURCE_ENABLE; | |
6984 | ||
6985 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
6986 | final |= DREF_SSC1_ENABLE; | |
6987 | ||
6988 | if (has_cpu_edp) { | |
6989 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
6990 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
6991 | else | |
6992 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
6993 | } else | |
6994 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
6995 | } else { | |
6996 | final |= DREF_SSC_SOURCE_DISABLE; | |
6997 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
6998 | } | |
6999 | ||
7000 | if (final == val) | |
7001 | return; | |
7002 | ||
13d83a67 | 7003 | /* Always enable nonspread source */ |
74cfd7ac | 7004 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 7005 | |
99eb6a01 | 7006 | if (has_ck505) |
74cfd7ac | 7007 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 7008 | else |
74cfd7ac | 7009 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 7010 | |
199e5d79 | 7011 | if (has_panel) { |
74cfd7ac CW |
7012 | val &= ~DREF_SSC_SOURCE_MASK; |
7013 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 7014 | |
199e5d79 | 7015 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 7016 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 7017 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 7018 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 7019 | } else |
74cfd7ac | 7020 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
7021 | |
7022 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 7023 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
7024 | POSTING_READ(PCH_DREF_CONTROL); |
7025 | udelay(200); | |
7026 | ||
74cfd7ac | 7027 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
7028 | |
7029 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 7030 | if (has_cpu_edp) { |
99eb6a01 | 7031 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 7032 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 7033 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
eba905b2 | 7034 | } else |
74cfd7ac | 7035 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 7036 | } else |
74cfd7ac | 7037 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 7038 | |
74cfd7ac | 7039 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
7040 | POSTING_READ(PCH_DREF_CONTROL); |
7041 | udelay(200); | |
7042 | } else { | |
7043 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
7044 | ||
74cfd7ac | 7045 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
7046 | |
7047 | /* Turn off CPU output */ | |
74cfd7ac | 7048 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 7049 | |
74cfd7ac | 7050 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
7051 | POSTING_READ(PCH_DREF_CONTROL); |
7052 | udelay(200); | |
7053 | ||
7054 | /* Turn off the SSC source */ | |
74cfd7ac CW |
7055 | val &= ~DREF_SSC_SOURCE_MASK; |
7056 | val |= DREF_SSC_SOURCE_DISABLE; | |
199e5d79 KP |
7057 | |
7058 | /* Turn off SSC1 */ | |
74cfd7ac | 7059 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 | 7060 | |
74cfd7ac | 7061 | I915_WRITE(PCH_DREF_CONTROL, val); |
13d83a67 JB |
7062 | POSTING_READ(PCH_DREF_CONTROL); |
7063 | udelay(200); | |
7064 | } | |
74cfd7ac CW |
7065 | |
7066 | BUG_ON(val != final); | |
13d83a67 JB |
7067 | } |
7068 | ||
f31f2d55 | 7069 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 7070 | { |
f31f2d55 | 7071 | uint32_t tmp; |
dde86e2d | 7072 | |
0ff066a9 PZ |
7073 | tmp = I915_READ(SOUTH_CHICKEN2); |
7074 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
7075 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 7076 | |
0ff066a9 PZ |
7077 | if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) & |
7078 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
7079 | DRM_ERROR("FDI mPHY reset assert timeout\n"); | |
dde86e2d | 7080 | |
0ff066a9 PZ |
7081 | tmp = I915_READ(SOUTH_CHICKEN2); |
7082 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
7083 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 7084 | |
0ff066a9 PZ |
7085 | if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) & |
7086 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
7087 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); | |
f31f2d55 PZ |
7088 | } |
7089 | ||
7090 | /* WaMPhyProgramming:hsw */ | |
7091 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
7092 | { | |
7093 | uint32_t tmp; | |
dde86e2d PZ |
7094 | |
7095 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
7096 | tmp &= ~(0xFF << 24); | |
7097 | tmp |= (0x12 << 24); | |
7098 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
7099 | ||
dde86e2d PZ |
7100 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
7101 | tmp |= (1 << 11); | |
7102 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
7103 | ||
7104 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
7105 | tmp |= (1 << 11); | |
7106 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
7107 | ||
dde86e2d PZ |
7108 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
7109 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
7110 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
7111 | ||
7112 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
7113 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
7114 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
7115 | ||
0ff066a9 PZ |
7116 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
7117 | tmp &= ~(7 << 13); | |
7118 | tmp |= (5 << 13); | |
7119 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 7120 | |
0ff066a9 PZ |
7121 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
7122 | tmp &= ~(7 << 13); | |
7123 | tmp |= (5 << 13); | |
7124 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
7125 | |
7126 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
7127 | tmp &= ~0xFF; | |
7128 | tmp |= 0x1C; | |
7129 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
7130 | ||
7131 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
7132 | tmp &= ~0xFF; | |
7133 | tmp |= 0x1C; | |
7134 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
7135 | ||
7136 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
7137 | tmp &= ~(0xFF << 16); | |
7138 | tmp |= (0x1C << 16); | |
7139 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
7140 | ||
7141 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
7142 | tmp &= ~(0xFF << 16); | |
7143 | tmp |= (0x1C << 16); | |
7144 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
7145 | ||
0ff066a9 PZ |
7146 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
7147 | tmp |= (1 << 27); | |
7148 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 7149 | |
0ff066a9 PZ |
7150 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
7151 | tmp |= (1 << 27); | |
7152 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 7153 | |
0ff066a9 PZ |
7154 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
7155 | tmp &= ~(0xF << 28); | |
7156 | tmp |= (4 << 28); | |
7157 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 7158 | |
0ff066a9 PZ |
7159 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
7160 | tmp &= ~(0xF << 28); | |
7161 | tmp |= (4 << 28); | |
7162 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
7163 | } |
7164 | ||
2fa86a1f PZ |
7165 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
7166 | * Programming" based on the parameters passed: | |
7167 | * - Sequence to enable CLKOUT_DP | |
7168 | * - Sequence to enable CLKOUT_DP without spread | |
7169 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
7170 | */ | |
7171 | static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread, | |
7172 | bool with_fdi) | |
f31f2d55 PZ |
7173 | { |
7174 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa86a1f PZ |
7175 | uint32_t reg, tmp; |
7176 | ||
7177 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
7178 | with_spread = true; | |
7179 | if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE && | |
7180 | with_fdi, "LP PCH doesn't have FDI\n")) | |
7181 | with_fdi = false; | |
f31f2d55 PZ |
7182 | |
7183 | mutex_lock(&dev_priv->dpio_lock); | |
7184 | ||
7185 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
7186 | tmp &= ~SBI_SSCCTL_DISABLE; | |
7187 | tmp |= SBI_SSCCTL_PATHALT; | |
7188 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
7189 | ||
7190 | udelay(24); | |
7191 | ||
2fa86a1f PZ |
7192 | if (with_spread) { |
7193 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
7194 | tmp &= ~SBI_SSCCTL_PATHALT; | |
7195 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 7196 | |
2fa86a1f PZ |
7197 | if (with_fdi) { |
7198 | lpt_reset_fdi_mphy(dev_priv); | |
7199 | lpt_program_fdi_mphy(dev_priv); | |
7200 | } | |
7201 | } | |
dde86e2d | 7202 | |
2fa86a1f PZ |
7203 | reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ? |
7204 | SBI_GEN0 : SBI_DBUFF0; | |
7205 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); | |
7206 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
7207 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 DV |
7208 | |
7209 | mutex_unlock(&dev_priv->dpio_lock); | |
dde86e2d PZ |
7210 | } |
7211 | ||
47701c3b PZ |
7212 | /* Sequence to disable CLKOUT_DP */ |
7213 | static void lpt_disable_clkout_dp(struct drm_device *dev) | |
7214 | { | |
7215 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7216 | uint32_t reg, tmp; | |
7217 | ||
7218 | mutex_lock(&dev_priv->dpio_lock); | |
7219 | ||
7220 | reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ? | |
7221 | SBI_GEN0 : SBI_DBUFF0; | |
7222 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); | |
7223 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
7224 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
7225 | ||
7226 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
7227 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
7228 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
7229 | tmp |= SBI_SSCCTL_PATHALT; | |
7230 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
7231 | udelay(32); | |
7232 | } | |
7233 | tmp |= SBI_SSCCTL_DISABLE; | |
7234 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
7235 | } | |
7236 | ||
7237 | mutex_unlock(&dev_priv->dpio_lock); | |
7238 | } | |
7239 | ||
bf8fa3d3 PZ |
7240 | static void lpt_init_pch_refclk(struct drm_device *dev) |
7241 | { | |
bf8fa3d3 PZ |
7242 | struct intel_encoder *encoder; |
7243 | bool has_vga = false; | |
7244 | ||
b2784e15 | 7245 | for_each_intel_encoder(dev, encoder) { |
bf8fa3d3 PZ |
7246 | switch (encoder->type) { |
7247 | case INTEL_OUTPUT_ANALOG: | |
7248 | has_vga = true; | |
7249 | break; | |
6847d71b PZ |
7250 | default: |
7251 | break; | |
bf8fa3d3 PZ |
7252 | } |
7253 | } | |
7254 | ||
47701c3b PZ |
7255 | if (has_vga) |
7256 | lpt_enable_clkout_dp(dev, true, true); | |
7257 | else | |
7258 | lpt_disable_clkout_dp(dev); | |
bf8fa3d3 PZ |
7259 | } |
7260 | ||
dde86e2d PZ |
7261 | /* |
7262 | * Initialize reference clocks when the driver loads | |
7263 | */ | |
7264 | void intel_init_pch_refclk(struct drm_device *dev) | |
7265 | { | |
7266 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
7267 | ironlake_init_pch_refclk(dev); | |
7268 | else if (HAS_PCH_LPT(dev)) | |
7269 | lpt_init_pch_refclk(dev); | |
7270 | } | |
7271 | ||
d9d444cb JB |
7272 | static int ironlake_get_refclk(struct drm_crtc *crtc) |
7273 | { | |
7274 | struct drm_device *dev = crtc->dev; | |
7275 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7276 | struct intel_encoder *encoder; | |
d9d444cb JB |
7277 | int num_connectors = 0; |
7278 | bool is_lvds = false; | |
7279 | ||
d0737e1d ACO |
7280 | for_each_intel_encoder(dev, encoder) { |
7281 | if (encoder->new_crtc != to_intel_crtc(crtc)) | |
7282 | continue; | |
7283 | ||
d9d444cb JB |
7284 | switch (encoder->type) { |
7285 | case INTEL_OUTPUT_LVDS: | |
7286 | is_lvds = true; | |
7287 | break; | |
6847d71b PZ |
7288 | default: |
7289 | break; | |
d9d444cb JB |
7290 | } |
7291 | num_connectors++; | |
7292 | } | |
7293 | ||
7294 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
e91e941b | 7295 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", |
41aa3448 | 7296 | dev_priv->vbt.lvds_ssc_freq); |
e91e941b | 7297 | return dev_priv->vbt.lvds_ssc_freq; |
d9d444cb JB |
7298 | } |
7299 | ||
7300 | return 120000; | |
7301 | } | |
7302 | ||
6ff93609 | 7303 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 7304 | { |
c8203565 | 7305 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
79e53945 JB |
7306 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
7307 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
7308 | uint32_t val; |
7309 | ||
78114071 | 7310 | val = 0; |
c8203565 | 7311 | |
6e3c9717 | 7312 | switch (intel_crtc->config->pipe_bpp) { |
c8203565 | 7313 | case 18: |
dfd07d72 | 7314 | val |= PIPECONF_6BPC; |
c8203565 PZ |
7315 | break; |
7316 | case 24: | |
dfd07d72 | 7317 | val |= PIPECONF_8BPC; |
c8203565 PZ |
7318 | break; |
7319 | case 30: | |
dfd07d72 | 7320 | val |= PIPECONF_10BPC; |
c8203565 PZ |
7321 | break; |
7322 | case 36: | |
dfd07d72 | 7323 | val |= PIPECONF_12BPC; |
c8203565 PZ |
7324 | break; |
7325 | default: | |
cc769b62 PZ |
7326 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
7327 | BUG(); | |
c8203565 PZ |
7328 | } |
7329 | ||
6e3c9717 | 7330 | if (intel_crtc->config->dither) |
c8203565 PZ |
7331 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
7332 | ||
6e3c9717 | 7333 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
7334 | val |= PIPECONF_INTERLACED_ILK; |
7335 | else | |
7336 | val |= PIPECONF_PROGRESSIVE; | |
7337 | ||
6e3c9717 | 7338 | if (intel_crtc->config->limited_color_range) |
3685a8f3 | 7339 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 7340 | |
c8203565 PZ |
7341 | I915_WRITE(PIPECONF(pipe), val); |
7342 | POSTING_READ(PIPECONF(pipe)); | |
7343 | } | |
7344 | ||
86d3efce VS |
7345 | /* |
7346 | * Set up the pipe CSC unit. | |
7347 | * | |
7348 | * Currently only full range RGB to limited range RGB conversion | |
7349 | * is supported, but eventually this should handle various | |
7350 | * RGB<->YCbCr scenarios as well. | |
7351 | */ | |
50f3b016 | 7352 | static void intel_set_pipe_csc(struct drm_crtc *crtc) |
86d3efce VS |
7353 | { |
7354 | struct drm_device *dev = crtc->dev; | |
7355 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7356 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7357 | int pipe = intel_crtc->pipe; | |
7358 | uint16_t coeff = 0x7800; /* 1.0 */ | |
7359 | ||
7360 | /* | |
7361 | * TODO: Check what kind of values actually come out of the pipe | |
7362 | * with these coeff/postoff values and adjust to get the best | |
7363 | * accuracy. Perhaps we even need to take the bpc value into | |
7364 | * consideration. | |
7365 | */ | |
7366 | ||
6e3c9717 | 7367 | if (intel_crtc->config->limited_color_range) |
86d3efce VS |
7368 | coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */ |
7369 | ||
7370 | /* | |
7371 | * GY/GU and RY/RU should be the other way around according | |
7372 | * to BSpec, but reality doesn't agree. Just set them up in | |
7373 | * a way that results in the correct picture. | |
7374 | */ | |
7375 | I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16); | |
7376 | I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0); | |
7377 | ||
7378 | I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff); | |
7379 | I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0); | |
7380 | ||
7381 | I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0); | |
7382 | I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16); | |
7383 | ||
7384 | I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0); | |
7385 | I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0); | |
7386 | I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0); | |
7387 | ||
7388 | if (INTEL_INFO(dev)->gen > 6) { | |
7389 | uint16_t postoff = 0; | |
7390 | ||
6e3c9717 | 7391 | if (intel_crtc->config->limited_color_range) |
32cf0cb0 | 7392 | postoff = (16 * (1 << 12) / 255) & 0x1fff; |
86d3efce VS |
7393 | |
7394 | I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff); | |
7395 | I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff); | |
7396 | I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff); | |
7397 | ||
7398 | I915_WRITE(PIPE_CSC_MODE(pipe), 0); | |
7399 | } else { | |
7400 | uint32_t mode = CSC_MODE_YUV_TO_RGB; | |
7401 | ||
6e3c9717 | 7402 | if (intel_crtc->config->limited_color_range) |
86d3efce VS |
7403 | mode |= CSC_BLACK_SCREEN_OFFSET; |
7404 | ||
7405 | I915_WRITE(PIPE_CSC_MODE(pipe), mode); | |
7406 | } | |
7407 | } | |
7408 | ||
6ff93609 | 7409 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 7410 | { |
756f85cf PZ |
7411 | struct drm_device *dev = crtc->dev; |
7412 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee2b0b38 | 7413 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
756f85cf | 7414 | enum pipe pipe = intel_crtc->pipe; |
6e3c9717 | 7415 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee2b0b38 PZ |
7416 | uint32_t val; |
7417 | ||
3eff4faa | 7418 | val = 0; |
ee2b0b38 | 7419 | |
6e3c9717 | 7420 | if (IS_HASWELL(dev) && intel_crtc->config->dither) |
ee2b0b38 PZ |
7421 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
7422 | ||
6e3c9717 | 7423 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
7424 | val |= PIPECONF_INTERLACED_ILK; |
7425 | else | |
7426 | val |= PIPECONF_PROGRESSIVE; | |
7427 | ||
702e7a56 PZ |
7428 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
7429 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
3eff4faa DV |
7430 | |
7431 | I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT); | |
7432 | POSTING_READ(GAMMA_MODE(intel_crtc->pipe)); | |
756f85cf | 7433 | |
3cdf122c | 7434 | if (IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) { |
756f85cf PZ |
7435 | val = 0; |
7436 | ||
6e3c9717 | 7437 | switch (intel_crtc->config->pipe_bpp) { |
756f85cf PZ |
7438 | case 18: |
7439 | val |= PIPEMISC_DITHER_6_BPC; | |
7440 | break; | |
7441 | case 24: | |
7442 | val |= PIPEMISC_DITHER_8_BPC; | |
7443 | break; | |
7444 | case 30: | |
7445 | val |= PIPEMISC_DITHER_10_BPC; | |
7446 | break; | |
7447 | case 36: | |
7448 | val |= PIPEMISC_DITHER_12_BPC; | |
7449 | break; | |
7450 | default: | |
7451 | /* Case prevented by pipe_config_set_bpp. */ | |
7452 | BUG(); | |
7453 | } | |
7454 | ||
6e3c9717 | 7455 | if (intel_crtc->config->dither) |
756f85cf PZ |
7456 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; |
7457 | ||
7458 | I915_WRITE(PIPEMISC(pipe), val); | |
7459 | } | |
ee2b0b38 PZ |
7460 | } |
7461 | ||
6591c6e4 | 7462 | static bool ironlake_compute_clocks(struct drm_crtc *crtc, |
190f68c5 | 7463 | struct intel_crtc_state *crtc_state, |
6591c6e4 PZ |
7464 | intel_clock_t *clock, |
7465 | bool *has_reduced_clock, | |
7466 | intel_clock_t *reduced_clock) | |
7467 | { | |
7468 | struct drm_device *dev = crtc->dev; | |
7469 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a919ff14 | 7470 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6591c6e4 | 7471 | int refclk; |
d4906093 | 7472 | const intel_limit_t *limit; |
a16af721 | 7473 | bool ret, is_lvds = false; |
79e53945 | 7474 | |
d0737e1d | 7475 | is_lvds = intel_pipe_will_have_type(intel_crtc, INTEL_OUTPUT_LVDS); |
79e53945 | 7476 | |
d9d444cb | 7477 | refclk = ironlake_get_refclk(crtc); |
79e53945 | 7478 | |
d4906093 ML |
7479 | /* |
7480 | * Returns a set of divisors for the desired target clock with the given | |
7481 | * refclk, or FALSE. The returned values represent the clock equation: | |
7482 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
7483 | */ | |
409ee761 | 7484 | limit = intel_limit(intel_crtc, refclk); |
a919ff14 | 7485 | ret = dev_priv->display.find_dpll(limit, intel_crtc, |
190f68c5 | 7486 | crtc_state->port_clock, |
ee9300bb | 7487 | refclk, NULL, clock); |
6591c6e4 PZ |
7488 | if (!ret) |
7489 | return false; | |
cda4b7d3 | 7490 | |
ddc9003c | 7491 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
cec2f356 SP |
7492 | /* |
7493 | * Ensure we match the reduced clock's P to the target clock. | |
7494 | * If the clocks don't match, we can't switch the display clock | |
7495 | * by using the FP0/FP1. In such case we will disable the LVDS | |
7496 | * downclock feature. | |
7497 | */ | |
ee9300bb | 7498 | *has_reduced_clock = |
a919ff14 | 7499 | dev_priv->display.find_dpll(limit, intel_crtc, |
ee9300bb DV |
7500 | dev_priv->lvds_downclock, |
7501 | refclk, clock, | |
7502 | reduced_clock); | |
652c393a | 7503 | } |
61e9653f | 7504 | |
6591c6e4 PZ |
7505 | return true; |
7506 | } | |
7507 | ||
d4b1931c PZ |
7508 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
7509 | { | |
7510 | /* | |
7511 | * Account for spread spectrum to avoid | |
7512 | * oversubscribing the link. Max center spread | |
7513 | * is 2.5%; use 5% for safety's sake. | |
7514 | */ | |
7515 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 7516 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
7517 | } |
7518 | ||
7429e9d4 | 7519 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 7520 | { |
7429e9d4 | 7521 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
7522 | } |
7523 | ||
de13a2e3 | 7524 | static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
190f68c5 | 7525 | struct intel_crtc_state *crtc_state, |
7429e9d4 | 7526 | u32 *fp, |
9a7c7890 | 7527 | intel_clock_t *reduced_clock, u32 *fp2) |
79e53945 | 7528 | { |
de13a2e3 | 7529 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 JB |
7530 | struct drm_device *dev = crtc->dev; |
7531 | struct drm_i915_private *dev_priv = dev->dev_private; | |
de13a2e3 PZ |
7532 | struct intel_encoder *intel_encoder; |
7533 | uint32_t dpll; | |
6cc5f341 | 7534 | int factor, num_connectors = 0; |
09ede541 | 7535 | bool is_lvds = false, is_sdvo = false; |
79e53945 | 7536 | |
d0737e1d ACO |
7537 | for_each_intel_encoder(dev, intel_encoder) { |
7538 | if (intel_encoder->new_crtc != to_intel_crtc(crtc)) | |
7539 | continue; | |
7540 | ||
de13a2e3 | 7541 | switch (intel_encoder->type) { |
79e53945 JB |
7542 | case INTEL_OUTPUT_LVDS: |
7543 | is_lvds = true; | |
7544 | break; | |
7545 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 7546 | case INTEL_OUTPUT_HDMI: |
79e53945 | 7547 | is_sdvo = true; |
79e53945 | 7548 | break; |
6847d71b PZ |
7549 | default: |
7550 | break; | |
79e53945 | 7551 | } |
43565a06 | 7552 | |
c751ce4f | 7553 | num_connectors++; |
79e53945 | 7554 | } |
79e53945 | 7555 | |
c1858123 | 7556 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
7557 | factor = 21; |
7558 | if (is_lvds) { | |
7559 | if ((intel_panel_use_ssc(dev_priv) && | |
e91e941b | 7560 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
f0b44056 | 7561 | (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev))) |
8febb297 | 7562 | factor = 25; |
190f68c5 | 7563 | } else if (crtc_state->sdvo_tv_clock) |
8febb297 | 7564 | factor = 20; |
c1858123 | 7565 | |
190f68c5 | 7566 | if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor)) |
7d0ac5b7 | 7567 | *fp |= FP_CB_TUNE; |
2c07245f | 7568 | |
9a7c7890 DV |
7569 | if (fp2 && (reduced_clock->m < factor * reduced_clock->n)) |
7570 | *fp2 |= FP_CB_TUNE; | |
7571 | ||
5eddb70b | 7572 | dpll = 0; |
2c07245f | 7573 | |
a07d6787 EA |
7574 | if (is_lvds) |
7575 | dpll |= DPLLB_MODE_LVDS; | |
7576 | else | |
7577 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 7578 | |
190f68c5 | 7579 | dpll |= (crtc_state->pixel_multiplier - 1) |
ef1b460d | 7580 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; |
198a037f DV |
7581 | |
7582 | if (is_sdvo) | |
4a33e48d | 7583 | dpll |= DPLL_SDVO_HIGH_SPEED; |
190f68c5 | 7584 | if (crtc_state->has_dp_encoder) |
4a33e48d | 7585 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 7586 | |
a07d6787 | 7587 | /* compute bitmask from p1 value */ |
190f68c5 | 7588 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 7589 | /* also FPA1 */ |
190f68c5 | 7590 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 7591 | |
190f68c5 | 7592 | switch (crtc_state->dpll.p2) { |
a07d6787 EA |
7593 | case 5: |
7594 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
7595 | break; | |
7596 | case 7: | |
7597 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
7598 | break; | |
7599 | case 10: | |
7600 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
7601 | break; | |
7602 | case 14: | |
7603 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
7604 | break; | |
79e53945 JB |
7605 | } |
7606 | ||
b4c09f3b | 7607 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
43565a06 | 7608 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
7609 | else |
7610 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7611 | ||
959e16d6 | 7612 | return dpll | DPLL_VCO_ENABLE; |
de13a2e3 PZ |
7613 | } |
7614 | ||
190f68c5 ACO |
7615 | static int ironlake_crtc_compute_clock(struct intel_crtc *crtc, |
7616 | struct intel_crtc_state *crtc_state) | |
de13a2e3 | 7617 | { |
c7653199 | 7618 | struct drm_device *dev = crtc->base.dev; |
de13a2e3 | 7619 | intel_clock_t clock, reduced_clock; |
cbbab5bd | 7620 | u32 dpll = 0, fp = 0, fp2 = 0; |
e2f12b07 | 7621 | bool ok, has_reduced_clock = false; |
8b47047b | 7622 | bool is_lvds = false; |
e2b78267 | 7623 | struct intel_shared_dpll *pll; |
de13a2e3 | 7624 | |
409ee761 | 7625 | is_lvds = intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS); |
79e53945 | 7626 | |
5dc5298b PZ |
7627 | WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)), |
7628 | "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev)); | |
a07d6787 | 7629 | |
190f68c5 | 7630 | ok = ironlake_compute_clocks(&crtc->base, crtc_state, &clock, |
de13a2e3 | 7631 | &has_reduced_clock, &reduced_clock); |
190f68c5 | 7632 | if (!ok && !crtc_state->clock_set) { |
de13a2e3 PZ |
7633 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
7634 | return -EINVAL; | |
79e53945 | 7635 | } |
f47709a9 | 7636 | /* Compat-code for transition, will disappear. */ |
190f68c5 ACO |
7637 | if (!crtc_state->clock_set) { |
7638 | crtc_state->dpll.n = clock.n; | |
7639 | crtc_state->dpll.m1 = clock.m1; | |
7640 | crtc_state->dpll.m2 = clock.m2; | |
7641 | crtc_state->dpll.p1 = clock.p1; | |
7642 | crtc_state->dpll.p2 = clock.p2; | |
f47709a9 | 7643 | } |
79e53945 | 7644 | |
5dc5298b | 7645 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ |
190f68c5 ACO |
7646 | if (crtc_state->has_pch_encoder) { |
7647 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); | |
cbbab5bd | 7648 | if (has_reduced_clock) |
7429e9d4 | 7649 | fp2 = i9xx_dpll_compute_fp(&reduced_clock); |
cbbab5bd | 7650 | |
190f68c5 | 7651 | dpll = ironlake_compute_dpll(crtc, crtc_state, |
cbbab5bd DV |
7652 | &fp, &reduced_clock, |
7653 | has_reduced_clock ? &fp2 : NULL); | |
7654 | ||
190f68c5 ACO |
7655 | crtc_state->dpll_hw_state.dpll = dpll; |
7656 | crtc_state->dpll_hw_state.fp0 = fp; | |
66e985c0 | 7657 | if (has_reduced_clock) |
190f68c5 | 7658 | crtc_state->dpll_hw_state.fp1 = fp2; |
66e985c0 | 7659 | else |
190f68c5 | 7660 | crtc_state->dpll_hw_state.fp1 = fp; |
66e985c0 | 7661 | |
190f68c5 | 7662 | pll = intel_get_shared_dpll(crtc, crtc_state); |
ee7b9f93 | 7663 | if (pll == NULL) { |
84f44ce7 | 7664 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", |
c7653199 | 7665 | pipe_name(crtc->pipe)); |
4b645f14 JB |
7666 | return -EINVAL; |
7667 | } | |
3fb37703 | 7668 | } |
79e53945 | 7669 | |
d330a953 | 7670 | if (is_lvds && has_reduced_clock && i915.powersave) |
c7653199 | 7671 | crtc->lowfreq_avail = true; |
bcd644e0 | 7672 | else |
c7653199 | 7673 | crtc->lowfreq_avail = false; |
e2b78267 | 7674 | |
c8f7a0db | 7675 | return 0; |
79e53945 JB |
7676 | } |
7677 | ||
eb14cb74 VS |
7678 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
7679 | struct intel_link_m_n *m_n) | |
7680 | { | |
7681 | struct drm_device *dev = crtc->base.dev; | |
7682 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7683 | enum pipe pipe = crtc->pipe; | |
7684 | ||
7685 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
7686 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
7687 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
7688 | & ~TU_SIZE_MASK; | |
7689 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
7690 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
7691 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
7692 | } | |
7693 | ||
7694 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
7695 | enum transcoder transcoder, | |
b95af8be VK |
7696 | struct intel_link_m_n *m_n, |
7697 | struct intel_link_m_n *m2_n2) | |
72419203 DV |
7698 | { |
7699 | struct drm_device *dev = crtc->base.dev; | |
7700 | struct drm_i915_private *dev_priv = dev->dev_private; | |
eb14cb74 | 7701 | enum pipe pipe = crtc->pipe; |
72419203 | 7702 | |
eb14cb74 VS |
7703 | if (INTEL_INFO(dev)->gen >= 5) { |
7704 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); | |
7705 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
7706 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
7707 | & ~TU_SIZE_MASK; | |
7708 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
7709 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
7710 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
b95af8be VK |
7711 | /* Read M2_N2 registers only for gen < 8 (M2_N2 available for |
7712 | * gen < 8) and if DRRS is supported (to make sure the | |
7713 | * registers are not unnecessarily read). | |
7714 | */ | |
7715 | if (m2_n2 && INTEL_INFO(dev)->gen < 8 && | |
6e3c9717 | 7716 | crtc->config->has_drrs) { |
b95af8be VK |
7717 | m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder)); |
7718 | m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder)); | |
7719 | m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder)) | |
7720 | & ~TU_SIZE_MASK; | |
7721 | m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder)); | |
7722 | m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder)) | |
7723 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
7724 | } | |
eb14cb74 VS |
7725 | } else { |
7726 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
7727 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
7728 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
7729 | & ~TU_SIZE_MASK; | |
7730 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
7731 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
7732 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
7733 | } | |
7734 | } | |
7735 | ||
7736 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
5cec258b | 7737 | struct intel_crtc_state *pipe_config) |
eb14cb74 | 7738 | { |
681a8504 | 7739 | if (pipe_config->has_pch_encoder) |
eb14cb74 VS |
7740 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); |
7741 | else | |
7742 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be VK |
7743 | &pipe_config->dp_m_n, |
7744 | &pipe_config->dp_m2_n2); | |
eb14cb74 | 7745 | } |
72419203 | 7746 | |
eb14cb74 | 7747 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
5cec258b | 7748 | struct intel_crtc_state *pipe_config) |
eb14cb74 VS |
7749 | { |
7750 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be | 7751 | &pipe_config->fdi_m_n, NULL); |
72419203 DV |
7752 | } |
7753 | ||
bd2e244f | 7754 | static void skylake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 7755 | struct intel_crtc_state *pipe_config) |
bd2e244f JB |
7756 | { |
7757 | struct drm_device *dev = crtc->base.dev; | |
7758 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7759 | uint32_t tmp; | |
7760 | ||
7761 | tmp = I915_READ(PS_CTL(crtc->pipe)); | |
7762 | ||
7763 | if (tmp & PS_ENABLE) { | |
7764 | pipe_config->pch_pfit.enabled = true; | |
7765 | pipe_config->pch_pfit.pos = I915_READ(PS_WIN_POS(crtc->pipe)); | |
7766 | pipe_config->pch_pfit.size = I915_READ(PS_WIN_SZ(crtc->pipe)); | |
7767 | } | |
7768 | } | |
7769 | ||
5724dbd1 DL |
7770 | static void |
7771 | skylake_get_initial_plane_config(struct intel_crtc *crtc, | |
7772 | struct intel_initial_plane_config *plane_config) | |
bc8d7dff DL |
7773 | { |
7774 | struct drm_device *dev = crtc->base.dev; | |
7775 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40f46283 | 7776 | u32 val, base, offset, stride_mult, tiling; |
bc8d7dff DL |
7777 | int pipe = crtc->pipe; |
7778 | int fourcc, pixel_format; | |
7779 | int aligned_height; | |
7780 | struct drm_framebuffer *fb; | |
1b842c89 | 7781 | struct intel_framebuffer *intel_fb; |
bc8d7dff | 7782 | |
d9806c9f | 7783 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 7784 | if (!intel_fb) { |
bc8d7dff DL |
7785 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
7786 | return; | |
7787 | } | |
7788 | ||
1b842c89 DL |
7789 | fb = &intel_fb->base; |
7790 | ||
bc8d7dff | 7791 | val = I915_READ(PLANE_CTL(pipe, 0)); |
42a7b088 DL |
7792 | if (!(val & PLANE_CTL_ENABLE)) |
7793 | goto error; | |
7794 | ||
bc8d7dff DL |
7795 | pixel_format = val & PLANE_CTL_FORMAT_MASK; |
7796 | fourcc = skl_format_to_fourcc(pixel_format, | |
7797 | val & PLANE_CTL_ORDER_RGBX, | |
7798 | val & PLANE_CTL_ALPHA_MASK); | |
7799 | fb->pixel_format = fourcc; | |
7800 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
7801 | ||
40f46283 DL |
7802 | tiling = val & PLANE_CTL_TILED_MASK; |
7803 | switch (tiling) { | |
7804 | case PLANE_CTL_TILED_LINEAR: | |
7805 | fb->modifier[0] = DRM_FORMAT_MOD_NONE; | |
7806 | break; | |
7807 | case PLANE_CTL_TILED_X: | |
7808 | plane_config->tiling = I915_TILING_X; | |
7809 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
7810 | break; | |
7811 | case PLANE_CTL_TILED_Y: | |
7812 | fb->modifier[0] = I915_FORMAT_MOD_Y_TILED; | |
7813 | break; | |
7814 | case PLANE_CTL_TILED_YF: | |
7815 | fb->modifier[0] = I915_FORMAT_MOD_Yf_TILED; | |
7816 | break; | |
7817 | default: | |
7818 | MISSING_CASE(tiling); | |
7819 | goto error; | |
7820 | } | |
7821 | ||
bc8d7dff DL |
7822 | base = I915_READ(PLANE_SURF(pipe, 0)) & 0xfffff000; |
7823 | plane_config->base = base; | |
7824 | ||
7825 | offset = I915_READ(PLANE_OFFSET(pipe, 0)); | |
7826 | ||
7827 | val = I915_READ(PLANE_SIZE(pipe, 0)); | |
7828 | fb->height = ((val >> 16) & 0xfff) + 1; | |
7829 | fb->width = ((val >> 0) & 0x1fff) + 1; | |
7830 | ||
7831 | val = I915_READ(PLANE_STRIDE(pipe, 0)); | |
40f46283 DL |
7832 | stride_mult = intel_fb_stride_alignment(dev, fb->modifier[0], |
7833 | fb->pixel_format); | |
bc8d7dff DL |
7834 | fb->pitches[0] = (val & 0x3ff) * stride_mult; |
7835 | ||
7836 | aligned_height = intel_fb_align_height(dev, fb->height, | |
091df6cb DV |
7837 | fb->pixel_format, |
7838 | fb->modifier[0]); | |
bc8d7dff | 7839 | |
f37b5c2b | 7840 | plane_config->size = fb->pitches[0] * aligned_height; |
bc8d7dff DL |
7841 | |
7842 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
7843 | pipe_name(pipe), fb->width, fb->height, | |
7844 | fb->bits_per_pixel, base, fb->pitches[0], | |
7845 | plane_config->size); | |
7846 | ||
2d14030b | 7847 | plane_config->fb = intel_fb; |
bc8d7dff DL |
7848 | return; |
7849 | ||
7850 | error: | |
7851 | kfree(fb); | |
7852 | } | |
7853 | ||
2fa2fe9a | 7854 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 7855 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
7856 | { |
7857 | struct drm_device *dev = crtc->base.dev; | |
7858 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7859 | uint32_t tmp; | |
7860 | ||
7861 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
7862 | ||
7863 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 7864 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
7865 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
7866 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
7867 | |
7868 | /* We currently do not free assignements of panel fitters on | |
7869 | * ivb/hsw (since we don't use the higher upscaling modes which | |
7870 | * differentiates them) so just WARN about this case for now. */ | |
7871 | if (IS_GEN7(dev)) { | |
7872 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != | |
7873 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
7874 | } | |
2fa2fe9a | 7875 | } |
79e53945 JB |
7876 | } |
7877 | ||
5724dbd1 DL |
7878 | static void |
7879 | ironlake_get_initial_plane_config(struct intel_crtc *crtc, | |
7880 | struct intel_initial_plane_config *plane_config) | |
4c6baa59 JB |
7881 | { |
7882 | struct drm_device *dev = crtc->base.dev; | |
7883 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7884 | u32 val, base, offset; | |
aeee5a49 | 7885 | int pipe = crtc->pipe; |
4c6baa59 JB |
7886 | int fourcc, pixel_format; |
7887 | int aligned_height; | |
b113d5ee | 7888 | struct drm_framebuffer *fb; |
1b842c89 | 7889 | struct intel_framebuffer *intel_fb; |
4c6baa59 | 7890 | |
42a7b088 DL |
7891 | val = I915_READ(DSPCNTR(pipe)); |
7892 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
7893 | return; | |
7894 | ||
d9806c9f | 7895 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 7896 | if (!intel_fb) { |
4c6baa59 JB |
7897 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
7898 | return; | |
7899 | } | |
7900 | ||
1b842c89 DL |
7901 | fb = &intel_fb->base; |
7902 | ||
18c5247e DV |
7903 | if (INTEL_INFO(dev)->gen >= 4) { |
7904 | if (val & DISPPLANE_TILED) { | |
49af449b | 7905 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
7906 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
7907 | } | |
7908 | } | |
4c6baa59 JB |
7909 | |
7910 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 7911 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
7912 | fb->pixel_format = fourcc; |
7913 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
4c6baa59 | 7914 | |
aeee5a49 | 7915 | base = I915_READ(DSPSURF(pipe)) & 0xfffff000; |
4c6baa59 | 7916 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
aeee5a49 | 7917 | offset = I915_READ(DSPOFFSET(pipe)); |
4c6baa59 | 7918 | } else { |
49af449b | 7919 | if (plane_config->tiling) |
aeee5a49 | 7920 | offset = I915_READ(DSPTILEOFF(pipe)); |
4c6baa59 | 7921 | else |
aeee5a49 | 7922 | offset = I915_READ(DSPLINOFF(pipe)); |
4c6baa59 JB |
7923 | } |
7924 | plane_config->base = base; | |
7925 | ||
7926 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
7927 | fb->width = ((val >> 16) & 0xfff) + 1; |
7928 | fb->height = ((val >> 0) & 0xfff) + 1; | |
4c6baa59 JB |
7929 | |
7930 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 7931 | fb->pitches[0] = val & 0xffffffc0; |
4c6baa59 | 7932 | |
b113d5ee | 7933 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
7934 | fb->pixel_format, |
7935 | fb->modifier[0]); | |
4c6baa59 | 7936 | |
f37b5c2b | 7937 | plane_config->size = fb->pitches[0] * aligned_height; |
4c6baa59 | 7938 | |
2844a921 DL |
7939 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
7940 | pipe_name(pipe), fb->width, fb->height, | |
7941 | fb->bits_per_pixel, base, fb->pitches[0], | |
7942 | plane_config->size); | |
b113d5ee | 7943 | |
2d14030b | 7944 | plane_config->fb = intel_fb; |
4c6baa59 JB |
7945 | } |
7946 | ||
0e8ffe1b | 7947 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 7948 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
7949 | { |
7950 | struct drm_device *dev = crtc->base.dev; | |
7951 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7952 | uint32_t tmp; | |
7953 | ||
f458ebbc DV |
7954 | if (!intel_display_power_is_enabled(dev_priv, |
7955 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
930e8c9e PZ |
7956 | return false; |
7957 | ||
e143a21c | 7958 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 7959 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 7960 | |
0e8ffe1b DV |
7961 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
7962 | if (!(tmp & PIPECONF_ENABLE)) | |
7963 | return false; | |
7964 | ||
42571aef VS |
7965 | switch (tmp & PIPECONF_BPC_MASK) { |
7966 | case PIPECONF_6BPC: | |
7967 | pipe_config->pipe_bpp = 18; | |
7968 | break; | |
7969 | case PIPECONF_8BPC: | |
7970 | pipe_config->pipe_bpp = 24; | |
7971 | break; | |
7972 | case PIPECONF_10BPC: | |
7973 | pipe_config->pipe_bpp = 30; | |
7974 | break; | |
7975 | case PIPECONF_12BPC: | |
7976 | pipe_config->pipe_bpp = 36; | |
7977 | break; | |
7978 | default: | |
7979 | break; | |
7980 | } | |
7981 | ||
b5a9fa09 DV |
7982 | if (tmp & PIPECONF_COLOR_RANGE_SELECT) |
7983 | pipe_config->limited_color_range = true; | |
7984 | ||
ab9412ba | 7985 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 DV |
7986 | struct intel_shared_dpll *pll; |
7987 | ||
88adfff1 DV |
7988 | pipe_config->has_pch_encoder = true; |
7989 | ||
627eb5a3 DV |
7990 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
7991 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
7992 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
7993 | |
7994 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 7995 | |
c0d43d62 | 7996 | if (HAS_PCH_IBX(dev_priv->dev)) { |
d94ab068 DV |
7997 | pipe_config->shared_dpll = |
7998 | (enum intel_dpll_id) crtc->pipe; | |
c0d43d62 DV |
7999 | } else { |
8000 | tmp = I915_READ(PCH_DPLL_SEL); | |
8001 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
8002 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B; | |
8003 | else | |
8004 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A; | |
8005 | } | |
66e985c0 DV |
8006 | |
8007 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
8008 | ||
8009 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
8010 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
8011 | |
8012 | tmp = pipe_config->dpll_hw_state.dpll; | |
8013 | pipe_config->pixel_multiplier = | |
8014 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
8015 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
8016 | |
8017 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
8018 | } else { |
8019 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
8020 | } |
8021 | ||
1bd1bd80 DV |
8022 | intel_get_pipe_timings(crtc, pipe_config); |
8023 | ||
2fa2fe9a DV |
8024 | ironlake_get_pfit_config(crtc, pipe_config); |
8025 | ||
0e8ffe1b DV |
8026 | return true; |
8027 | } | |
8028 | ||
be256dc7 PZ |
8029 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
8030 | { | |
8031 | struct drm_device *dev = dev_priv->dev; | |
be256dc7 | 8032 | struct intel_crtc *crtc; |
be256dc7 | 8033 | |
d3fcc808 | 8034 | for_each_intel_crtc(dev, crtc) |
e2c719b7 | 8035 | I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
8036 | pipe_name(crtc->pipe)); |
8037 | ||
e2c719b7 RC |
8038 | I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n"); |
8039 | I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n"); | |
8040 | I915_STATE_WARN(I915_READ(WRPLL_CTL1) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n"); | |
8041 | I915_STATE_WARN(I915_READ(WRPLL_CTL2) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n"); | |
8042 | I915_STATE_WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n"); | |
8043 | I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, | |
be256dc7 | 8044 | "CPU PWM1 enabled\n"); |
c5107b87 | 8045 | if (IS_HASWELL(dev)) |
e2c719b7 | 8046 | I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, |
c5107b87 | 8047 | "CPU PWM2 enabled\n"); |
e2c719b7 | 8048 | I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, |
be256dc7 | 8049 | "PCH PWM1 enabled\n"); |
e2c719b7 | 8050 | I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, |
be256dc7 | 8051 | "Utility pin enabled\n"); |
e2c719b7 | 8052 | I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); |
be256dc7 | 8053 | |
9926ada1 PZ |
8054 | /* |
8055 | * In theory we can still leave IRQs enabled, as long as only the HPD | |
8056 | * interrupts remain enabled. We used to check for that, but since it's | |
8057 | * gen-specific and since we only disable LCPLL after we fully disable | |
8058 | * the interrupts, the check below should be enough. | |
8059 | */ | |
e2c719b7 | 8060 | I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n"); |
be256dc7 PZ |
8061 | } |
8062 | ||
9ccd5aeb PZ |
8063 | static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv) |
8064 | { | |
8065 | struct drm_device *dev = dev_priv->dev; | |
8066 | ||
8067 | if (IS_HASWELL(dev)) | |
8068 | return I915_READ(D_COMP_HSW); | |
8069 | else | |
8070 | return I915_READ(D_COMP_BDW); | |
8071 | } | |
8072 | ||
3c4c9b81 PZ |
8073 | static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val) |
8074 | { | |
8075 | struct drm_device *dev = dev_priv->dev; | |
8076 | ||
8077 | if (IS_HASWELL(dev)) { | |
8078 | mutex_lock(&dev_priv->rps.hw_lock); | |
8079 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, | |
8080 | val)) | |
f475dadf | 8081 | DRM_ERROR("Failed to write to D_COMP\n"); |
3c4c9b81 PZ |
8082 | mutex_unlock(&dev_priv->rps.hw_lock); |
8083 | } else { | |
9ccd5aeb PZ |
8084 | I915_WRITE(D_COMP_BDW, val); |
8085 | POSTING_READ(D_COMP_BDW); | |
3c4c9b81 | 8086 | } |
be256dc7 PZ |
8087 | } |
8088 | ||
8089 | /* | |
8090 | * This function implements pieces of two sequences from BSpec: | |
8091 | * - Sequence for display software to disable LCPLL | |
8092 | * - Sequence for display software to allow package C8+ | |
8093 | * The steps implemented here are just the steps that actually touch the LCPLL | |
8094 | * register. Callers should take care of disabling all the display engine | |
8095 | * functions, doing the mode unset, fixing interrupts, etc. | |
8096 | */ | |
6ff58d53 PZ |
8097 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
8098 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
8099 | { |
8100 | uint32_t val; | |
8101 | ||
8102 | assert_can_disable_lcpll(dev_priv); | |
8103 | ||
8104 | val = I915_READ(LCPLL_CTL); | |
8105 | ||
8106 | if (switch_to_fclk) { | |
8107 | val |= LCPLL_CD_SOURCE_FCLK; | |
8108 | I915_WRITE(LCPLL_CTL, val); | |
8109 | ||
8110 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
8111 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
8112 | DRM_ERROR("Switching to FCLK failed\n"); | |
8113 | ||
8114 | val = I915_READ(LCPLL_CTL); | |
8115 | } | |
8116 | ||
8117 | val |= LCPLL_PLL_DISABLE; | |
8118 | I915_WRITE(LCPLL_CTL, val); | |
8119 | POSTING_READ(LCPLL_CTL); | |
8120 | ||
8121 | if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1)) | |
8122 | DRM_ERROR("LCPLL still locked\n"); | |
8123 | ||
9ccd5aeb | 8124 | val = hsw_read_dcomp(dev_priv); |
be256dc7 | 8125 | val |= D_COMP_COMP_DISABLE; |
3c4c9b81 | 8126 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
8127 | ndelay(100); |
8128 | ||
9ccd5aeb PZ |
8129 | if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0, |
8130 | 1)) | |
be256dc7 PZ |
8131 | DRM_ERROR("D_COMP RCOMP still in progress\n"); |
8132 | ||
8133 | if (allow_power_down) { | |
8134 | val = I915_READ(LCPLL_CTL); | |
8135 | val |= LCPLL_POWER_DOWN_ALLOW; | |
8136 | I915_WRITE(LCPLL_CTL, val); | |
8137 | POSTING_READ(LCPLL_CTL); | |
8138 | } | |
8139 | } | |
8140 | ||
8141 | /* | |
8142 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
8143 | * source. | |
8144 | */ | |
6ff58d53 | 8145 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
8146 | { |
8147 | uint32_t val; | |
8148 | ||
8149 | val = I915_READ(LCPLL_CTL); | |
8150 | ||
8151 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
8152 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
8153 | return; | |
8154 | ||
a8a8bd54 PZ |
8155 | /* |
8156 | * Make sure we're not on PC8 state before disabling PC8, otherwise | |
8157 | * we'll hang the machine. To prevent PC8 state, just enable force_wake. | |
a8a8bd54 | 8158 | */ |
59bad947 | 8159 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 8160 | |
be256dc7 PZ |
8161 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
8162 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
8163 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 8164 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
8165 | } |
8166 | ||
9ccd5aeb | 8167 | val = hsw_read_dcomp(dev_priv); |
be256dc7 PZ |
8168 | val |= D_COMP_COMP_FORCE; |
8169 | val &= ~D_COMP_COMP_DISABLE; | |
3c4c9b81 | 8170 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
8171 | |
8172 | val = I915_READ(LCPLL_CTL); | |
8173 | val &= ~LCPLL_PLL_DISABLE; | |
8174 | I915_WRITE(LCPLL_CTL, val); | |
8175 | ||
8176 | if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5)) | |
8177 | DRM_ERROR("LCPLL not locked yet\n"); | |
8178 | ||
8179 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
8180 | val = I915_READ(LCPLL_CTL); | |
8181 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
8182 | I915_WRITE(LCPLL_CTL, val); | |
8183 | ||
8184 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
8185 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
8186 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
8187 | } | |
215733fa | 8188 | |
59bad947 | 8189 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
be256dc7 PZ |
8190 | } |
8191 | ||
765dab67 PZ |
8192 | /* |
8193 | * Package states C8 and deeper are really deep PC states that can only be | |
8194 | * reached when all the devices on the system allow it, so even if the graphics | |
8195 | * device allows PC8+, it doesn't mean the system will actually get to these | |
8196 | * states. Our driver only allows PC8+ when going into runtime PM. | |
8197 | * | |
8198 | * The requirements for PC8+ are that all the outputs are disabled, the power | |
8199 | * well is disabled and most interrupts are disabled, and these are also | |
8200 | * requirements for runtime PM. When these conditions are met, we manually do | |
8201 | * the other conditions: disable the interrupts, clocks and switch LCPLL refclk | |
8202 | * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard | |
8203 | * hang the machine. | |
8204 | * | |
8205 | * When we really reach PC8 or deeper states (not just when we allow it) we lose | |
8206 | * the state of some registers, so when we come back from PC8+ we need to | |
8207 | * restore this state. We don't get into PC8+ if we're not in RC6, so we don't | |
8208 | * need to take care of the registers kept by RC6. Notice that this happens even | |
8209 | * if we don't put the device in PCI D3 state (which is what currently happens | |
8210 | * because of the runtime PM support). | |
8211 | * | |
8212 | * For more, read "Display Sequences for Package C8" on the hardware | |
8213 | * documentation. | |
8214 | */ | |
a14cb6fc | 8215 | void hsw_enable_pc8(struct drm_i915_private *dev_priv) |
c67a470b | 8216 | { |
c67a470b PZ |
8217 | struct drm_device *dev = dev_priv->dev; |
8218 | uint32_t val; | |
8219 | ||
c67a470b PZ |
8220 | DRM_DEBUG_KMS("Enabling package C8+\n"); |
8221 | ||
c67a470b PZ |
8222 | if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
8223 | val = I915_READ(SOUTH_DSPCLK_GATE_D); | |
8224 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
8225 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
8226 | } | |
8227 | ||
8228 | lpt_disable_clkout_dp(dev); | |
c67a470b PZ |
8229 | hsw_disable_lcpll(dev_priv, true, true); |
8230 | } | |
8231 | ||
a14cb6fc | 8232 | void hsw_disable_pc8(struct drm_i915_private *dev_priv) |
c67a470b PZ |
8233 | { |
8234 | struct drm_device *dev = dev_priv->dev; | |
8235 | uint32_t val; | |
8236 | ||
c67a470b PZ |
8237 | DRM_DEBUG_KMS("Disabling package C8+\n"); |
8238 | ||
8239 | hsw_restore_lcpll(dev_priv); | |
c67a470b PZ |
8240 | lpt_init_pch_refclk(dev); |
8241 | ||
8242 | if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { | |
8243 | val = I915_READ(SOUTH_DSPCLK_GATE_D); | |
8244 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
8245 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
8246 | } | |
8247 | ||
8248 | intel_prepare_ddi(dev); | |
c67a470b PZ |
8249 | } |
8250 | ||
190f68c5 ACO |
8251 | static int haswell_crtc_compute_clock(struct intel_crtc *crtc, |
8252 | struct intel_crtc_state *crtc_state) | |
09b4ddf9 | 8253 | { |
190f68c5 | 8254 | if (!intel_ddi_pll_select(crtc, crtc_state)) |
6441ab5f | 8255 | return -EINVAL; |
716c2e55 | 8256 | |
c7653199 | 8257 | crtc->lowfreq_avail = false; |
644cef34 | 8258 | |
c8f7a0db | 8259 | return 0; |
79e53945 JB |
8260 | } |
8261 | ||
96b7dfb7 S |
8262 | static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv, |
8263 | enum port port, | |
5cec258b | 8264 | struct intel_crtc_state *pipe_config) |
96b7dfb7 | 8265 | { |
3148ade7 | 8266 | u32 temp, dpll_ctl1; |
96b7dfb7 S |
8267 | |
8268 | temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port); | |
8269 | pipe_config->ddi_pll_sel = temp >> (port * 3 + 1); | |
8270 | ||
8271 | switch (pipe_config->ddi_pll_sel) { | |
3148ade7 DL |
8272 | case SKL_DPLL0: |
8273 | /* | |
8274 | * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part | |
8275 | * of the shared DPLL framework and thus needs to be read out | |
8276 | * separately | |
8277 | */ | |
8278 | dpll_ctl1 = I915_READ(DPLL_CTRL1); | |
8279 | pipe_config->dpll_hw_state.ctrl1 = dpll_ctl1 & 0x3f; | |
8280 | break; | |
96b7dfb7 S |
8281 | case SKL_DPLL1: |
8282 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1; | |
8283 | break; | |
8284 | case SKL_DPLL2: | |
8285 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2; | |
8286 | break; | |
8287 | case SKL_DPLL3: | |
8288 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3; | |
8289 | break; | |
96b7dfb7 S |
8290 | } |
8291 | } | |
8292 | ||
7d2c8175 DL |
8293 | static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv, |
8294 | enum port port, | |
5cec258b | 8295 | struct intel_crtc_state *pipe_config) |
7d2c8175 DL |
8296 | { |
8297 | pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port)); | |
8298 | ||
8299 | switch (pipe_config->ddi_pll_sel) { | |
8300 | case PORT_CLK_SEL_WRPLL1: | |
8301 | pipe_config->shared_dpll = DPLL_ID_WRPLL1; | |
8302 | break; | |
8303 | case PORT_CLK_SEL_WRPLL2: | |
8304 | pipe_config->shared_dpll = DPLL_ID_WRPLL2; | |
8305 | break; | |
8306 | } | |
8307 | } | |
8308 | ||
26804afd | 8309 | static void haswell_get_ddi_port_state(struct intel_crtc *crtc, |
5cec258b | 8310 | struct intel_crtc_state *pipe_config) |
26804afd DV |
8311 | { |
8312 | struct drm_device *dev = crtc->base.dev; | |
8313 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d452c5b6 | 8314 | struct intel_shared_dpll *pll; |
26804afd DV |
8315 | enum port port; |
8316 | uint32_t tmp; | |
8317 | ||
8318 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); | |
8319 | ||
8320 | port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT; | |
8321 | ||
96b7dfb7 S |
8322 | if (IS_SKYLAKE(dev)) |
8323 | skylake_get_ddi_pll(dev_priv, port, pipe_config); | |
8324 | else | |
8325 | haswell_get_ddi_pll(dev_priv, port, pipe_config); | |
9cd86933 | 8326 | |
d452c5b6 DV |
8327 | if (pipe_config->shared_dpll >= 0) { |
8328 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
8329 | ||
8330 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
8331 | &pipe_config->dpll_hw_state)); | |
8332 | } | |
8333 | ||
26804afd DV |
8334 | /* |
8335 | * Haswell has only FDI/PCH transcoder A. It is which is connected to | |
8336 | * DDI E. So just check whether this pipe is wired to DDI E and whether | |
8337 | * the PCH transcoder is on. | |
8338 | */ | |
ca370455 DL |
8339 | if (INTEL_INFO(dev)->gen < 9 && |
8340 | (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { | |
26804afd DV |
8341 | pipe_config->has_pch_encoder = true; |
8342 | ||
8343 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); | |
8344 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
8345 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
8346 | ||
8347 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
8348 | } | |
8349 | } | |
8350 | ||
0e8ffe1b | 8351 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 8352 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
8353 | { |
8354 | struct drm_device *dev = crtc->base.dev; | |
8355 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa2fe9a | 8356 | enum intel_display_power_domain pfit_domain; |
0e8ffe1b DV |
8357 | uint32_t tmp; |
8358 | ||
f458ebbc | 8359 | if (!intel_display_power_is_enabled(dev_priv, |
b5482bd0 ID |
8360 | POWER_DOMAIN_PIPE(crtc->pipe))) |
8361 | return false; | |
8362 | ||
e143a21c | 8363 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 DV |
8364 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
8365 | ||
eccb140b DV |
8366 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); |
8367 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
8368 | enum pipe trans_edp_pipe; | |
8369 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
8370 | default: | |
8371 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
8372 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
8373 | case TRANS_DDI_EDP_INPUT_A_ON: | |
8374 | trans_edp_pipe = PIPE_A; | |
8375 | break; | |
8376 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
8377 | trans_edp_pipe = PIPE_B; | |
8378 | break; | |
8379 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
8380 | trans_edp_pipe = PIPE_C; | |
8381 | break; | |
8382 | } | |
8383 | ||
8384 | if (trans_edp_pipe == crtc->pipe) | |
8385 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
8386 | } | |
8387 | ||
f458ebbc | 8388 | if (!intel_display_power_is_enabled(dev_priv, |
eccb140b | 8389 | POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder))) |
2bfce950 PZ |
8390 | return false; |
8391 | ||
eccb140b | 8392 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); |
0e8ffe1b DV |
8393 | if (!(tmp & PIPECONF_ENABLE)) |
8394 | return false; | |
8395 | ||
26804afd | 8396 | haswell_get_ddi_port_state(crtc, pipe_config); |
627eb5a3 | 8397 | |
1bd1bd80 DV |
8398 | intel_get_pipe_timings(crtc, pipe_config); |
8399 | ||
2fa2fe9a | 8400 | pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
bd2e244f JB |
8401 | if (intel_display_power_is_enabled(dev_priv, pfit_domain)) { |
8402 | if (IS_SKYLAKE(dev)) | |
8403 | skylake_get_pfit_config(crtc, pipe_config); | |
8404 | else | |
8405 | ironlake_get_pfit_config(crtc, pipe_config); | |
8406 | } | |
88adfff1 | 8407 | |
e59150dc JB |
8408 | if (IS_HASWELL(dev)) |
8409 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && | |
8410 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 8411 | |
ebb69c95 CT |
8412 | if (pipe_config->cpu_transcoder != TRANSCODER_EDP) { |
8413 | pipe_config->pixel_multiplier = | |
8414 | I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1; | |
8415 | } else { | |
8416 | pipe_config->pixel_multiplier = 1; | |
8417 | } | |
6c49f241 | 8418 | |
0e8ffe1b DV |
8419 | return true; |
8420 | } | |
8421 | ||
560b85bb CW |
8422 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base) |
8423 | { | |
8424 | struct drm_device *dev = crtc->dev; | |
8425 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8426 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
dc41c154 | 8427 | uint32_t cntl = 0, size = 0; |
560b85bb | 8428 | |
dc41c154 | 8429 | if (base) { |
3dd512fb MR |
8430 | unsigned int width = intel_crtc->base.cursor->state->crtc_w; |
8431 | unsigned int height = intel_crtc->base.cursor->state->crtc_h; | |
dc41c154 VS |
8432 | unsigned int stride = roundup_pow_of_two(width) * 4; |
8433 | ||
8434 | switch (stride) { | |
8435 | default: | |
8436 | WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n", | |
8437 | width, stride); | |
8438 | stride = 256; | |
8439 | /* fallthrough */ | |
8440 | case 256: | |
8441 | case 512: | |
8442 | case 1024: | |
8443 | case 2048: | |
8444 | break; | |
4b0e333e CW |
8445 | } |
8446 | ||
dc41c154 VS |
8447 | cntl |= CURSOR_ENABLE | |
8448 | CURSOR_GAMMA_ENABLE | | |
8449 | CURSOR_FORMAT_ARGB | | |
8450 | CURSOR_STRIDE(stride); | |
8451 | ||
8452 | size = (height << 12) | width; | |
4b0e333e | 8453 | } |
560b85bb | 8454 | |
dc41c154 VS |
8455 | if (intel_crtc->cursor_cntl != 0 && |
8456 | (intel_crtc->cursor_base != base || | |
8457 | intel_crtc->cursor_size != size || | |
8458 | intel_crtc->cursor_cntl != cntl)) { | |
8459 | /* On these chipsets we can only modify the base/size/stride | |
8460 | * whilst the cursor is disabled. | |
8461 | */ | |
8462 | I915_WRITE(_CURACNTR, 0); | |
4b0e333e | 8463 | POSTING_READ(_CURACNTR); |
dc41c154 | 8464 | intel_crtc->cursor_cntl = 0; |
4b0e333e | 8465 | } |
560b85bb | 8466 | |
99d1f387 | 8467 | if (intel_crtc->cursor_base != base) { |
9db4a9c7 | 8468 | I915_WRITE(_CURABASE, base); |
99d1f387 VS |
8469 | intel_crtc->cursor_base = base; |
8470 | } | |
4726e0b0 | 8471 | |
dc41c154 VS |
8472 | if (intel_crtc->cursor_size != size) { |
8473 | I915_WRITE(CURSIZE, size); | |
8474 | intel_crtc->cursor_size = size; | |
4b0e333e | 8475 | } |
560b85bb | 8476 | |
4b0e333e | 8477 | if (intel_crtc->cursor_cntl != cntl) { |
4b0e333e CW |
8478 | I915_WRITE(_CURACNTR, cntl); |
8479 | POSTING_READ(_CURACNTR); | |
4b0e333e | 8480 | intel_crtc->cursor_cntl = cntl; |
560b85bb | 8481 | } |
560b85bb CW |
8482 | } |
8483 | ||
560b85bb | 8484 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base) |
65a21cd6 JB |
8485 | { |
8486 | struct drm_device *dev = crtc->dev; | |
8487 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8488 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8489 | int pipe = intel_crtc->pipe; | |
4b0e333e CW |
8490 | uint32_t cntl; |
8491 | ||
8492 | cntl = 0; | |
8493 | if (base) { | |
8494 | cntl = MCURSOR_GAMMA_ENABLE; | |
3dd512fb | 8495 | switch (intel_crtc->base.cursor->state->crtc_w) { |
4726e0b0 SK |
8496 | case 64: |
8497 | cntl |= CURSOR_MODE_64_ARGB_AX; | |
8498 | break; | |
8499 | case 128: | |
8500 | cntl |= CURSOR_MODE_128_ARGB_AX; | |
8501 | break; | |
8502 | case 256: | |
8503 | cntl |= CURSOR_MODE_256_ARGB_AX; | |
8504 | break; | |
8505 | default: | |
3dd512fb | 8506 | MISSING_CASE(intel_crtc->base.cursor->state->crtc_w); |
4726e0b0 | 8507 | return; |
65a21cd6 | 8508 | } |
4b0e333e | 8509 | cntl |= pipe << 28; /* Connect to correct pipe */ |
47bf17a7 VS |
8510 | |
8511 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
8512 | cntl |= CURSOR_PIPE_CSC_ENABLE; | |
4b0e333e | 8513 | } |
65a21cd6 | 8514 | |
8e7d688b | 8515 | if (crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) |
4398ad45 VS |
8516 | cntl |= CURSOR_ROTATE_180; |
8517 | ||
4b0e333e CW |
8518 | if (intel_crtc->cursor_cntl != cntl) { |
8519 | I915_WRITE(CURCNTR(pipe), cntl); | |
8520 | POSTING_READ(CURCNTR(pipe)); | |
8521 | intel_crtc->cursor_cntl = cntl; | |
65a21cd6 | 8522 | } |
4b0e333e | 8523 | |
65a21cd6 | 8524 | /* and commit changes on next vblank */ |
5efb3e28 VS |
8525 | I915_WRITE(CURBASE(pipe), base); |
8526 | POSTING_READ(CURBASE(pipe)); | |
99d1f387 VS |
8527 | |
8528 | intel_crtc->cursor_base = base; | |
65a21cd6 JB |
8529 | } |
8530 | ||
cda4b7d3 | 8531 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f CW |
8532 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
8533 | bool on) | |
cda4b7d3 CW |
8534 | { |
8535 | struct drm_device *dev = crtc->dev; | |
8536 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8537 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8538 | int pipe = intel_crtc->pipe; | |
3d7d6510 MR |
8539 | int x = crtc->cursor_x; |
8540 | int y = crtc->cursor_y; | |
d6e4db15 | 8541 | u32 base = 0, pos = 0; |
cda4b7d3 | 8542 | |
d6e4db15 | 8543 | if (on) |
cda4b7d3 | 8544 | base = intel_crtc->cursor_addr; |
cda4b7d3 | 8545 | |
6e3c9717 | 8546 | if (x >= intel_crtc->config->pipe_src_w) |
d6e4db15 VS |
8547 | base = 0; |
8548 | ||
6e3c9717 | 8549 | if (y >= intel_crtc->config->pipe_src_h) |
cda4b7d3 CW |
8550 | base = 0; |
8551 | ||
8552 | if (x < 0) { | |
3dd512fb | 8553 | if (x + intel_crtc->base.cursor->state->crtc_w <= 0) |
cda4b7d3 CW |
8554 | base = 0; |
8555 | ||
8556 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
8557 | x = -x; | |
8558 | } | |
8559 | pos |= x << CURSOR_X_SHIFT; | |
8560 | ||
8561 | if (y < 0) { | |
3dd512fb | 8562 | if (y + intel_crtc->base.cursor->state->crtc_h <= 0) |
cda4b7d3 CW |
8563 | base = 0; |
8564 | ||
8565 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
8566 | y = -y; | |
8567 | } | |
8568 | pos |= y << CURSOR_Y_SHIFT; | |
8569 | ||
4b0e333e | 8570 | if (base == 0 && intel_crtc->cursor_base == 0) |
cda4b7d3 CW |
8571 | return; |
8572 | ||
5efb3e28 VS |
8573 | I915_WRITE(CURPOS(pipe), pos); |
8574 | ||
4398ad45 VS |
8575 | /* ILK+ do this automagically */ |
8576 | if (HAS_GMCH_DISPLAY(dev) && | |
8e7d688b | 8577 | crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) { |
3dd512fb MR |
8578 | base += (intel_crtc->base.cursor->state->crtc_h * |
8579 | intel_crtc->base.cursor->state->crtc_w - 1) * 4; | |
4398ad45 VS |
8580 | } |
8581 | ||
8ac54669 | 8582 | if (IS_845G(dev) || IS_I865G(dev)) |
5efb3e28 VS |
8583 | i845_update_cursor(crtc, base); |
8584 | else | |
8585 | i9xx_update_cursor(crtc, base); | |
cda4b7d3 CW |
8586 | } |
8587 | ||
dc41c154 VS |
8588 | static bool cursor_size_ok(struct drm_device *dev, |
8589 | uint32_t width, uint32_t height) | |
8590 | { | |
8591 | if (width == 0 || height == 0) | |
8592 | return false; | |
8593 | ||
8594 | /* | |
8595 | * 845g/865g are special in that they are only limited by | |
8596 | * the width of their cursors, the height is arbitrary up to | |
8597 | * the precision of the register. Everything else requires | |
8598 | * square cursors, limited to a few power-of-two sizes. | |
8599 | */ | |
8600 | if (IS_845G(dev) || IS_I865G(dev)) { | |
8601 | if ((width & 63) != 0) | |
8602 | return false; | |
8603 | ||
8604 | if (width > (IS_845G(dev) ? 64 : 512)) | |
8605 | return false; | |
8606 | ||
8607 | if (height > 1023) | |
8608 | return false; | |
8609 | } else { | |
8610 | switch (width | height) { | |
8611 | case 256: | |
8612 | case 128: | |
8613 | if (IS_GEN2(dev)) | |
8614 | return false; | |
8615 | case 64: | |
8616 | break; | |
8617 | default: | |
8618 | return false; | |
8619 | } | |
8620 | } | |
8621 | ||
8622 | return true; | |
8623 | } | |
8624 | ||
79e53945 | 8625 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
7203425a | 8626 | u16 *blue, uint32_t start, uint32_t size) |
79e53945 | 8627 | { |
7203425a | 8628 | int end = (start + size > 256) ? 256 : start + size, i; |
79e53945 | 8629 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 8630 | |
7203425a | 8631 | for (i = start; i < end; i++) { |
79e53945 JB |
8632 | intel_crtc->lut_r[i] = red[i] >> 8; |
8633 | intel_crtc->lut_g[i] = green[i] >> 8; | |
8634 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
8635 | } | |
8636 | ||
8637 | intel_crtc_load_lut(crtc); | |
8638 | } | |
8639 | ||
79e53945 JB |
8640 | /* VESA 640x480x72Hz mode to set on the pipe */ |
8641 | static struct drm_display_mode load_detect_mode = { | |
8642 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
8643 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
8644 | }; | |
8645 | ||
a8bb6818 DV |
8646 | struct drm_framebuffer * |
8647 | __intel_framebuffer_create(struct drm_device *dev, | |
8648 | struct drm_mode_fb_cmd2 *mode_cmd, | |
8649 | struct drm_i915_gem_object *obj) | |
d2dff872 CW |
8650 | { |
8651 | struct intel_framebuffer *intel_fb; | |
8652 | int ret; | |
8653 | ||
8654 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
8655 | if (!intel_fb) { | |
6ccb81f2 | 8656 | drm_gem_object_unreference(&obj->base); |
d2dff872 CW |
8657 | return ERR_PTR(-ENOMEM); |
8658 | } | |
8659 | ||
8660 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
dd4916c5 DV |
8661 | if (ret) |
8662 | goto err; | |
d2dff872 CW |
8663 | |
8664 | return &intel_fb->base; | |
dd4916c5 | 8665 | err: |
6ccb81f2 | 8666 | drm_gem_object_unreference(&obj->base); |
dd4916c5 DV |
8667 | kfree(intel_fb); |
8668 | ||
8669 | return ERR_PTR(ret); | |
d2dff872 CW |
8670 | } |
8671 | ||
b5ea642a | 8672 | static struct drm_framebuffer * |
a8bb6818 DV |
8673 | intel_framebuffer_create(struct drm_device *dev, |
8674 | struct drm_mode_fb_cmd2 *mode_cmd, | |
8675 | struct drm_i915_gem_object *obj) | |
8676 | { | |
8677 | struct drm_framebuffer *fb; | |
8678 | int ret; | |
8679 | ||
8680 | ret = i915_mutex_lock_interruptible(dev); | |
8681 | if (ret) | |
8682 | return ERR_PTR(ret); | |
8683 | fb = __intel_framebuffer_create(dev, mode_cmd, obj); | |
8684 | mutex_unlock(&dev->struct_mutex); | |
8685 | ||
8686 | return fb; | |
8687 | } | |
8688 | ||
d2dff872 CW |
8689 | static u32 |
8690 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
8691 | { | |
8692 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
8693 | return ALIGN(pitch, 64); | |
8694 | } | |
8695 | ||
8696 | static u32 | |
8697 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
8698 | { | |
8699 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
1267a26b | 8700 | return PAGE_ALIGN(pitch * mode->vdisplay); |
d2dff872 CW |
8701 | } |
8702 | ||
8703 | static struct drm_framebuffer * | |
8704 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
8705 | struct drm_display_mode *mode, | |
8706 | int depth, int bpp) | |
8707 | { | |
8708 | struct drm_i915_gem_object *obj; | |
0fed39bd | 8709 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 CW |
8710 | |
8711 | obj = i915_gem_alloc_object(dev, | |
8712 | intel_framebuffer_size_for_mode(mode, bpp)); | |
8713 | if (obj == NULL) | |
8714 | return ERR_PTR(-ENOMEM); | |
8715 | ||
8716 | mode_cmd.width = mode->hdisplay; | |
8717 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
8718 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
8719 | bpp); | |
5ca0c34a | 8720 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 CW |
8721 | |
8722 | return intel_framebuffer_create(dev, &mode_cmd, obj); | |
8723 | } | |
8724 | ||
8725 | static struct drm_framebuffer * | |
8726 | mode_fits_in_fbdev(struct drm_device *dev, | |
8727 | struct drm_display_mode *mode) | |
8728 | { | |
4520f53a | 8729 | #ifdef CONFIG_DRM_I915_FBDEV |
d2dff872 CW |
8730 | struct drm_i915_private *dev_priv = dev->dev_private; |
8731 | struct drm_i915_gem_object *obj; | |
8732 | struct drm_framebuffer *fb; | |
8733 | ||
4c0e5528 | 8734 | if (!dev_priv->fbdev) |
d2dff872 CW |
8735 | return NULL; |
8736 | ||
4c0e5528 | 8737 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
8738 | return NULL; |
8739 | ||
4c0e5528 DV |
8740 | obj = dev_priv->fbdev->fb->obj; |
8741 | BUG_ON(!obj); | |
8742 | ||
8bcd4553 | 8743 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 VS |
8744 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
8745 | fb->bits_per_pixel)) | |
d2dff872 CW |
8746 | return NULL; |
8747 | ||
01f2c773 | 8748 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
8749 | return NULL; |
8750 | ||
8751 | return fb; | |
4520f53a DV |
8752 | #else |
8753 | return NULL; | |
8754 | #endif | |
d2dff872 CW |
8755 | } |
8756 | ||
d2434ab7 | 8757 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 8758 | struct drm_display_mode *mode, |
51fd371b RC |
8759 | struct intel_load_detect_pipe *old, |
8760 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 JB |
8761 | { |
8762 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
8763 | struct intel_encoder *intel_encoder = |
8764 | intel_attached_encoder(connector); | |
79e53945 | 8765 | struct drm_crtc *possible_crtc; |
4ef69c7a | 8766 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
8767 | struct drm_crtc *crtc = NULL; |
8768 | struct drm_device *dev = encoder->dev; | |
94352cf9 | 8769 | struct drm_framebuffer *fb; |
51fd371b RC |
8770 | struct drm_mode_config *config = &dev->mode_config; |
8771 | int ret, i = -1; | |
79e53945 | 8772 | |
d2dff872 | 8773 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 8774 | connector->base.id, connector->name, |
8e329a03 | 8775 | encoder->base.id, encoder->name); |
d2dff872 | 8776 | |
51fd371b RC |
8777 | retry: |
8778 | ret = drm_modeset_lock(&config->connection_mutex, ctx); | |
8779 | if (ret) | |
8780 | goto fail_unlock; | |
6e9f798d | 8781 | |
79e53945 JB |
8782 | /* |
8783 | * Algorithm gets a little messy: | |
7a5e4805 | 8784 | * |
79e53945 JB |
8785 | * - if the connector already has an assigned crtc, use it (but make |
8786 | * sure it's on first) | |
7a5e4805 | 8787 | * |
79e53945 JB |
8788 | * - try to find the first unused crtc that can drive this connector, |
8789 | * and use that if we find one | |
79e53945 JB |
8790 | */ |
8791 | ||
8792 | /* See if we already have a CRTC for this connector */ | |
8793 | if (encoder->crtc) { | |
8794 | crtc = encoder->crtc; | |
8261b191 | 8795 | |
51fd371b | 8796 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
4d02e2de DV |
8797 | if (ret) |
8798 | goto fail_unlock; | |
8799 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); | |
51fd371b RC |
8800 | if (ret) |
8801 | goto fail_unlock; | |
7b24056b | 8802 | |
24218aac | 8803 | old->dpms_mode = connector->dpms; |
8261b191 CW |
8804 | old->load_detect_temp = false; |
8805 | ||
8806 | /* Make sure the crtc and connector are running */ | |
24218aac DV |
8807 | if (connector->dpms != DRM_MODE_DPMS_ON) |
8808 | connector->funcs->dpms(connector, DRM_MODE_DPMS_ON); | |
8261b191 | 8809 | |
7173188d | 8810 | return true; |
79e53945 JB |
8811 | } |
8812 | ||
8813 | /* Find an unused one (if possible) */ | |
70e1e0ec | 8814 | for_each_crtc(dev, possible_crtc) { |
79e53945 JB |
8815 | i++; |
8816 | if (!(encoder->possible_crtcs & (1 << i))) | |
8817 | continue; | |
83d65738 | 8818 | if (possible_crtc->state->enable) |
a459249c VS |
8819 | continue; |
8820 | /* This can occur when applying the pipe A quirk on resume. */ | |
8821 | if (to_intel_crtc(possible_crtc)->new_enabled) | |
8822 | continue; | |
8823 | ||
8824 | crtc = possible_crtc; | |
8825 | break; | |
79e53945 JB |
8826 | } |
8827 | ||
8828 | /* | |
8829 | * If we didn't find an unused CRTC, don't use any. | |
8830 | */ | |
8831 | if (!crtc) { | |
7173188d | 8832 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
51fd371b | 8833 | goto fail_unlock; |
79e53945 JB |
8834 | } |
8835 | ||
51fd371b RC |
8836 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
8837 | if (ret) | |
4d02e2de DV |
8838 | goto fail_unlock; |
8839 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); | |
8840 | if (ret) | |
51fd371b | 8841 | goto fail_unlock; |
fc303101 DV |
8842 | intel_encoder->new_crtc = to_intel_crtc(crtc); |
8843 | to_intel_connector(connector)->new_encoder = intel_encoder; | |
79e53945 JB |
8844 | |
8845 | intel_crtc = to_intel_crtc(crtc); | |
412b61d8 | 8846 | intel_crtc->new_enabled = true; |
6e3c9717 | 8847 | intel_crtc->new_config = intel_crtc->config; |
24218aac | 8848 | old->dpms_mode = connector->dpms; |
8261b191 | 8849 | old->load_detect_temp = true; |
d2dff872 | 8850 | old->release_fb = NULL; |
79e53945 | 8851 | |
6492711d CW |
8852 | if (!mode) |
8853 | mode = &load_detect_mode; | |
79e53945 | 8854 | |
d2dff872 CW |
8855 | /* We need a framebuffer large enough to accommodate all accesses |
8856 | * that the plane may generate whilst we perform load detection. | |
8857 | * We can not rely on the fbcon either being present (we get called | |
8858 | * during its initialisation to detect all boot displays, or it may | |
8859 | * not even exist) or that it is large enough to satisfy the | |
8860 | * requested mode. | |
8861 | */ | |
94352cf9 DV |
8862 | fb = mode_fits_in_fbdev(dev, mode); |
8863 | if (fb == NULL) { | |
d2dff872 | 8864 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 DV |
8865 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
8866 | old->release_fb = fb; | |
d2dff872 CW |
8867 | } else |
8868 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 8869 | if (IS_ERR(fb)) { |
d2dff872 | 8870 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
412b61d8 | 8871 | goto fail; |
79e53945 | 8872 | } |
79e53945 | 8873 | |
c0c36b94 | 8874 | if (intel_set_mode(crtc, mode, 0, 0, fb)) { |
6492711d | 8875 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
d2dff872 CW |
8876 | if (old->release_fb) |
8877 | old->release_fb->funcs->destroy(old->release_fb); | |
412b61d8 | 8878 | goto fail; |
79e53945 | 8879 | } |
9128b040 | 8880 | crtc->primary->crtc = crtc; |
7173188d | 8881 | |
79e53945 | 8882 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 8883 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
7173188d | 8884 | return true; |
412b61d8 VS |
8885 | |
8886 | fail: | |
83d65738 | 8887 | intel_crtc->new_enabled = crtc->state->enable; |
412b61d8 | 8888 | if (intel_crtc->new_enabled) |
6e3c9717 | 8889 | intel_crtc->new_config = intel_crtc->config; |
412b61d8 VS |
8890 | else |
8891 | intel_crtc->new_config = NULL; | |
51fd371b RC |
8892 | fail_unlock: |
8893 | if (ret == -EDEADLK) { | |
8894 | drm_modeset_backoff(ctx); | |
8895 | goto retry; | |
8896 | } | |
8897 | ||
412b61d8 | 8898 | return false; |
79e53945 JB |
8899 | } |
8900 | ||
d2434ab7 | 8901 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
208bf9fd | 8902 | struct intel_load_detect_pipe *old) |
79e53945 | 8903 | { |
d2434ab7 DV |
8904 | struct intel_encoder *intel_encoder = |
8905 | intel_attached_encoder(connector); | |
4ef69c7a | 8906 | struct drm_encoder *encoder = &intel_encoder->base; |
7b24056b | 8907 | struct drm_crtc *crtc = encoder->crtc; |
412b61d8 | 8908 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 8909 | |
d2dff872 | 8910 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 8911 | connector->base.id, connector->name, |
8e329a03 | 8912 | encoder->base.id, encoder->name); |
d2dff872 | 8913 | |
8261b191 | 8914 | if (old->load_detect_temp) { |
fc303101 DV |
8915 | to_intel_connector(connector)->new_encoder = NULL; |
8916 | intel_encoder->new_crtc = NULL; | |
412b61d8 VS |
8917 | intel_crtc->new_enabled = false; |
8918 | intel_crtc->new_config = NULL; | |
fc303101 | 8919 | intel_set_mode(crtc, NULL, 0, 0, NULL); |
d2dff872 | 8920 | |
36206361 DV |
8921 | if (old->release_fb) { |
8922 | drm_framebuffer_unregister_private(old->release_fb); | |
8923 | drm_framebuffer_unreference(old->release_fb); | |
8924 | } | |
d2dff872 | 8925 | |
0622a53c | 8926 | return; |
79e53945 JB |
8927 | } |
8928 | ||
c751ce4f | 8929 | /* Switch crtc and encoder back off if necessary */ |
24218aac DV |
8930 | if (old->dpms_mode != DRM_MODE_DPMS_ON) |
8931 | connector->funcs->dpms(connector, old->dpms_mode); | |
79e53945 JB |
8932 | } |
8933 | ||
da4a1efa | 8934 | static int i9xx_pll_refclk(struct drm_device *dev, |
5cec258b | 8935 | const struct intel_crtc_state *pipe_config) |
da4a1efa VS |
8936 | { |
8937 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8938 | u32 dpll = pipe_config->dpll_hw_state.dpll; | |
8939 | ||
8940 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 8941 | return dev_priv->vbt.lvds_ssc_freq; |
da4a1efa VS |
8942 | else if (HAS_PCH_SPLIT(dev)) |
8943 | return 120000; | |
8944 | else if (!IS_GEN2(dev)) | |
8945 | return 96000; | |
8946 | else | |
8947 | return 48000; | |
8948 | } | |
8949 | ||
79e53945 | 8950 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc | 8951 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 8952 | struct intel_crtc_state *pipe_config) |
79e53945 | 8953 | { |
f1f644dc | 8954 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 8955 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1f644dc | 8956 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 8957 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 JB |
8958 | u32 fp; |
8959 | intel_clock_t clock; | |
da4a1efa | 8960 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
8961 | |
8962 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 8963 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 8964 | else |
293623f7 | 8965 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
8966 | |
8967 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
8968 | if (IS_PINEVIEW(dev)) { |
8969 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
8970 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
8971 | } else { |
8972 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
8973 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
8974 | } | |
8975 | ||
a6c45cf0 | 8976 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
8977 | if (IS_PINEVIEW(dev)) |
8978 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
8979 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
8980 | else |
8981 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
8982 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
8983 | ||
8984 | switch (dpll & DPLL_MODE_MASK) { | |
8985 | case DPLLB_MODE_DAC_SERIAL: | |
8986 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
8987 | 5 : 10; | |
8988 | break; | |
8989 | case DPLLB_MODE_LVDS: | |
8990 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
8991 | 7 : 14; | |
8992 | break; | |
8993 | default: | |
28c97730 | 8994 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 8995 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 8996 | return; |
79e53945 JB |
8997 | } |
8998 | ||
ac58c3f0 | 8999 | if (IS_PINEVIEW(dev)) |
da4a1efa | 9000 | pineview_clock(refclk, &clock); |
ac58c3f0 | 9001 | else |
da4a1efa | 9002 | i9xx_clock(refclk, &clock); |
79e53945 | 9003 | } else { |
0fb58223 | 9004 | u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS); |
b1c560d1 | 9005 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
9006 | |
9007 | if (is_lvds) { | |
9008 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
9009 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
9010 | |
9011 | if (lvds & LVDS_CLKB_POWER_UP) | |
9012 | clock.p2 = 7; | |
9013 | else | |
9014 | clock.p2 = 14; | |
79e53945 JB |
9015 | } else { |
9016 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
9017 | clock.p1 = 2; | |
9018 | else { | |
9019 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
9020 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
9021 | } | |
9022 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
9023 | clock.p2 = 4; | |
9024 | else | |
9025 | clock.p2 = 2; | |
79e53945 | 9026 | } |
da4a1efa VS |
9027 | |
9028 | i9xx_clock(refclk, &clock); | |
79e53945 JB |
9029 | } |
9030 | ||
18442d08 VS |
9031 | /* |
9032 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 9033 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
9034 | * encoder's get_config() function. |
9035 | */ | |
9036 | pipe_config->port_clock = clock.dot; | |
f1f644dc JB |
9037 | } |
9038 | ||
6878da05 VS |
9039 | int intel_dotclock_calculate(int link_freq, |
9040 | const struct intel_link_m_n *m_n) | |
f1f644dc | 9041 | { |
f1f644dc JB |
9042 | /* |
9043 | * The calculation for the data clock is: | |
1041a02f | 9044 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 9045 | * But we want to avoid losing precison if possible, so: |
1041a02f | 9046 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
9047 | * |
9048 | * and the link clock is simpler: | |
1041a02f | 9049 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
9050 | */ |
9051 | ||
6878da05 VS |
9052 | if (!m_n->link_n) |
9053 | return 0; | |
f1f644dc | 9054 | |
6878da05 VS |
9055 | return div_u64((u64)m_n->link_m * link_freq, m_n->link_n); |
9056 | } | |
f1f644dc | 9057 | |
18442d08 | 9058 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 9059 | struct intel_crtc_state *pipe_config) |
6878da05 VS |
9060 | { |
9061 | struct drm_device *dev = crtc->base.dev; | |
79e53945 | 9062 | |
18442d08 VS |
9063 | /* read out port_clock from the DPLL */ |
9064 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 9065 | |
f1f644dc | 9066 | /* |
18442d08 | 9067 | * This value does not include pixel_multiplier. |
241bfc38 | 9068 | * We will check that port_clock and adjusted_mode.crtc_clock |
18442d08 VS |
9069 | * agree once we know their relationship in the encoder's |
9070 | * get_config() function. | |
79e53945 | 9071 | */ |
2d112de7 | 9072 | pipe_config->base.adjusted_mode.crtc_clock = |
18442d08 VS |
9073 | intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000, |
9074 | &pipe_config->fdi_m_n); | |
79e53945 JB |
9075 | } |
9076 | ||
9077 | /** Returns the currently programmed mode of the given pipe. */ | |
9078 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
9079 | struct drm_crtc *crtc) | |
9080 | { | |
548f245b | 9081 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 9082 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 9083 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
79e53945 | 9084 | struct drm_display_mode *mode; |
5cec258b | 9085 | struct intel_crtc_state pipe_config; |
fe2b8f9d PZ |
9086 | int htot = I915_READ(HTOTAL(cpu_transcoder)); |
9087 | int hsync = I915_READ(HSYNC(cpu_transcoder)); | |
9088 | int vtot = I915_READ(VTOTAL(cpu_transcoder)); | |
9089 | int vsync = I915_READ(VSYNC(cpu_transcoder)); | |
293623f7 | 9090 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
9091 | |
9092 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
9093 | if (!mode) | |
9094 | return NULL; | |
9095 | ||
f1f644dc JB |
9096 | /* |
9097 | * Construct a pipe_config sufficient for getting the clock info | |
9098 | * back out of crtc_clock_get. | |
9099 | * | |
9100 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
9101 | * to use a real value here instead. | |
9102 | */ | |
293623f7 | 9103 | pipe_config.cpu_transcoder = (enum transcoder) pipe; |
f1f644dc | 9104 | pipe_config.pixel_multiplier = 1; |
293623f7 VS |
9105 | pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe)); |
9106 | pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
9107 | pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
f1f644dc JB |
9108 | i9xx_crtc_clock_get(intel_crtc, &pipe_config); |
9109 | ||
773ae034 | 9110 | mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier; |
79e53945 JB |
9111 | mode->hdisplay = (htot & 0xffff) + 1; |
9112 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
9113 | mode->hsync_start = (hsync & 0xffff) + 1; | |
9114 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
9115 | mode->vdisplay = (vtot & 0xffff) + 1; | |
9116 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
9117 | mode->vsync_start = (vsync & 0xffff) + 1; | |
9118 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
9119 | ||
9120 | drm_mode_set_name(mode); | |
79e53945 JB |
9121 | |
9122 | return mode; | |
9123 | } | |
9124 | ||
652c393a JB |
9125 | static void intel_decrease_pllclock(struct drm_crtc *crtc) |
9126 | { | |
9127 | struct drm_device *dev = crtc->dev; | |
fbee40df | 9128 | struct drm_i915_private *dev_priv = dev->dev_private; |
652c393a | 9129 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
652c393a | 9130 | |
baff296c | 9131 | if (!HAS_GMCH_DISPLAY(dev)) |
652c393a JB |
9132 | return; |
9133 | ||
9134 | if (!dev_priv->lvds_downclock_avail) | |
9135 | return; | |
9136 | ||
9137 | /* | |
9138 | * Since this is called by a timer, we should never get here in | |
9139 | * the manual case. | |
9140 | */ | |
9141 | if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) { | |
dc257cf1 DV |
9142 | int pipe = intel_crtc->pipe; |
9143 | int dpll_reg = DPLL(pipe); | |
9144 | int dpll; | |
f6e5b160 | 9145 | |
44d98a61 | 9146 | DRM_DEBUG_DRIVER("downclocking LVDS\n"); |
652c393a | 9147 | |
8ac5a6d5 | 9148 | assert_panel_unlocked(dev_priv, pipe); |
652c393a | 9149 | |
dc257cf1 | 9150 | dpll = I915_READ(dpll_reg); |
652c393a JB |
9151 | dpll |= DISPLAY_RATE_SELECT_FPA1; |
9152 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 9153 | intel_wait_for_vblank(dev, pipe); |
652c393a JB |
9154 | dpll = I915_READ(dpll_reg); |
9155 | if (!(dpll & DISPLAY_RATE_SELECT_FPA1)) | |
44d98a61 | 9156 | DRM_DEBUG_DRIVER("failed to downclock LVDS!\n"); |
652c393a JB |
9157 | } |
9158 | ||
9159 | } | |
9160 | ||
f047e395 CW |
9161 | void intel_mark_busy(struct drm_device *dev) |
9162 | { | |
c67a470b PZ |
9163 | struct drm_i915_private *dev_priv = dev->dev_private; |
9164 | ||
f62a0076 CW |
9165 | if (dev_priv->mm.busy) |
9166 | return; | |
9167 | ||
43694d69 | 9168 | intel_runtime_pm_get(dev_priv); |
c67a470b | 9169 | i915_update_gfx_val(dev_priv); |
f62a0076 | 9170 | dev_priv->mm.busy = true; |
f047e395 CW |
9171 | } |
9172 | ||
9173 | void intel_mark_idle(struct drm_device *dev) | |
652c393a | 9174 | { |
c67a470b | 9175 | struct drm_i915_private *dev_priv = dev->dev_private; |
652c393a | 9176 | struct drm_crtc *crtc; |
652c393a | 9177 | |
f62a0076 CW |
9178 | if (!dev_priv->mm.busy) |
9179 | return; | |
9180 | ||
9181 | dev_priv->mm.busy = false; | |
9182 | ||
d330a953 | 9183 | if (!i915.powersave) |
bb4cdd53 | 9184 | goto out; |
652c393a | 9185 | |
70e1e0ec | 9186 | for_each_crtc(dev, crtc) { |
f4510a27 | 9187 | if (!crtc->primary->fb) |
652c393a JB |
9188 | continue; |
9189 | ||
725a5b54 | 9190 | intel_decrease_pllclock(crtc); |
652c393a | 9191 | } |
b29c19b6 | 9192 | |
3d13ef2e | 9193 | if (INTEL_INFO(dev)->gen >= 6) |
b29c19b6 | 9194 | gen6_rps_idle(dev->dev_private); |
bb4cdd53 PZ |
9195 | |
9196 | out: | |
43694d69 | 9197 | intel_runtime_pm_put(dev_priv); |
652c393a JB |
9198 | } |
9199 | ||
f5de6e07 ACO |
9200 | static void intel_crtc_set_state(struct intel_crtc *crtc, |
9201 | struct intel_crtc_state *crtc_state) | |
9202 | { | |
9203 | kfree(crtc->config); | |
9204 | crtc->config = crtc_state; | |
16f3f658 | 9205 | crtc->base.state = &crtc_state->base; |
f5de6e07 ACO |
9206 | } |
9207 | ||
79e53945 JB |
9208 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
9209 | { | |
9210 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a DV |
9211 | struct drm_device *dev = crtc->dev; |
9212 | struct intel_unpin_work *work; | |
67e77c5a | 9213 | |
5e2d7afc | 9214 | spin_lock_irq(&dev->event_lock); |
67e77c5a DV |
9215 | work = intel_crtc->unpin_work; |
9216 | intel_crtc->unpin_work = NULL; | |
5e2d7afc | 9217 | spin_unlock_irq(&dev->event_lock); |
67e77c5a DV |
9218 | |
9219 | if (work) { | |
9220 | cancel_work_sync(&work->work); | |
9221 | kfree(work); | |
9222 | } | |
79e53945 | 9223 | |
f5de6e07 | 9224 | intel_crtc_set_state(intel_crtc, NULL); |
79e53945 | 9225 | drm_crtc_cleanup(crtc); |
67e77c5a | 9226 | |
79e53945 JB |
9227 | kfree(intel_crtc); |
9228 | } | |
9229 | ||
6b95a207 KH |
9230 | static void intel_unpin_work_fn(struct work_struct *__work) |
9231 | { | |
9232 | struct intel_unpin_work *work = | |
9233 | container_of(__work, struct intel_unpin_work, work); | |
b4a98e57 | 9234 | struct drm_device *dev = work->crtc->dev; |
f99d7069 | 9235 | enum pipe pipe = to_intel_crtc(work->crtc)->pipe; |
6b95a207 | 9236 | |
b4a98e57 | 9237 | mutex_lock(&dev->struct_mutex); |
ab8d6675 | 9238 | intel_unpin_fb_obj(intel_fb_obj(work->old_fb)); |
05394f39 | 9239 | drm_gem_object_unreference(&work->pending_flip_obj->base); |
ab8d6675 | 9240 | drm_framebuffer_unreference(work->old_fb); |
d9e86c0e | 9241 | |
7ff0ebcc | 9242 | intel_fbc_update(dev); |
f06cc1b9 JH |
9243 | |
9244 | if (work->flip_queued_req) | |
146d84f0 | 9245 | i915_gem_request_assign(&work->flip_queued_req, NULL); |
b4a98e57 CW |
9246 | mutex_unlock(&dev->struct_mutex); |
9247 | ||
f99d7069 DV |
9248 | intel_frontbuffer_flip_complete(dev, INTEL_FRONTBUFFER_PRIMARY(pipe)); |
9249 | ||
b4a98e57 CW |
9250 | BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0); |
9251 | atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count); | |
9252 | ||
6b95a207 KH |
9253 | kfree(work); |
9254 | } | |
9255 | ||
1afe3e9d | 9256 | static void do_intel_finish_page_flip(struct drm_device *dev, |
49b14a5c | 9257 | struct drm_crtc *crtc) |
6b95a207 | 9258 | { |
6b95a207 KH |
9259 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
9260 | struct intel_unpin_work *work; | |
6b95a207 KH |
9261 | unsigned long flags; |
9262 | ||
9263 | /* Ignore early vblank irqs */ | |
9264 | if (intel_crtc == NULL) | |
9265 | return; | |
9266 | ||
f326038a DV |
9267 | /* |
9268 | * This is called both by irq handlers and the reset code (to complete | |
9269 | * lost pageflips) so needs the full irqsave spinlocks. | |
9270 | */ | |
6b95a207 KH |
9271 | spin_lock_irqsave(&dev->event_lock, flags); |
9272 | work = intel_crtc->unpin_work; | |
e7d841ca CW |
9273 | |
9274 | /* Ensure we don't miss a work->pending update ... */ | |
9275 | smp_rmb(); | |
9276 | ||
9277 | if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { | |
6b95a207 KH |
9278 | spin_unlock_irqrestore(&dev->event_lock, flags); |
9279 | return; | |
9280 | } | |
9281 | ||
d6bbafa1 | 9282 | page_flip_completed(intel_crtc); |
0af7e4df | 9283 | |
6b95a207 | 9284 | spin_unlock_irqrestore(&dev->event_lock, flags); |
6b95a207 KH |
9285 | } |
9286 | ||
1afe3e9d JB |
9287 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
9288 | { | |
fbee40df | 9289 | struct drm_i915_private *dev_priv = dev->dev_private; |
1afe3e9d JB |
9290 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
9291 | ||
49b14a5c | 9292 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
9293 | } |
9294 | ||
9295 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
9296 | { | |
fbee40df | 9297 | struct drm_i915_private *dev_priv = dev->dev_private; |
1afe3e9d JB |
9298 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; |
9299 | ||
49b14a5c | 9300 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
9301 | } |
9302 | ||
75f7f3ec VS |
9303 | /* Is 'a' after or equal to 'b'? */ |
9304 | static bool g4x_flip_count_after_eq(u32 a, u32 b) | |
9305 | { | |
9306 | return !((a - b) & 0x80000000); | |
9307 | } | |
9308 | ||
9309 | static bool page_flip_finished(struct intel_crtc *crtc) | |
9310 | { | |
9311 | struct drm_device *dev = crtc->base.dev; | |
9312 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9313 | ||
bdfa7542 VS |
9314 | if (i915_reset_in_progress(&dev_priv->gpu_error) || |
9315 | crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
9316 | return true; | |
9317 | ||
75f7f3ec VS |
9318 | /* |
9319 | * The relevant registers doen't exist on pre-ctg. | |
9320 | * As the flip done interrupt doesn't trigger for mmio | |
9321 | * flips on gmch platforms, a flip count check isn't | |
9322 | * really needed there. But since ctg has the registers, | |
9323 | * include it in the check anyway. | |
9324 | */ | |
9325 | if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev)) | |
9326 | return true; | |
9327 | ||
9328 | /* | |
9329 | * A DSPSURFLIVE check isn't enough in case the mmio and CS flips | |
9330 | * used the same base address. In that case the mmio flip might | |
9331 | * have completed, but the CS hasn't even executed the flip yet. | |
9332 | * | |
9333 | * A flip count check isn't enough as the CS might have updated | |
9334 | * the base address just after start of vblank, but before we | |
9335 | * managed to process the interrupt. This means we'd complete the | |
9336 | * CS flip too soon. | |
9337 | * | |
9338 | * Combining both checks should get us a good enough result. It may | |
9339 | * still happen that the CS flip has been executed, but has not | |
9340 | * yet actually completed. But in case the base address is the same | |
9341 | * anyway, we don't really care. | |
9342 | */ | |
9343 | return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) == | |
9344 | crtc->unpin_work->gtt_offset && | |
9345 | g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_GM45(crtc->pipe)), | |
9346 | crtc->unpin_work->flip_count); | |
9347 | } | |
9348 | ||
6b95a207 KH |
9349 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
9350 | { | |
fbee40df | 9351 | struct drm_i915_private *dev_priv = dev->dev_private; |
6b95a207 KH |
9352 | struct intel_crtc *intel_crtc = |
9353 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
9354 | unsigned long flags; | |
9355 | ||
f326038a DV |
9356 | |
9357 | /* | |
9358 | * This is called both by irq handlers and the reset code (to complete | |
9359 | * lost pageflips) so needs the full irqsave spinlocks. | |
9360 | * | |
9361 | * NB: An MMIO update of the plane base pointer will also | |
e7d841ca CW |
9362 | * generate a page-flip completion irq, i.e. every modeset |
9363 | * is also accompanied by a spurious intel_prepare_page_flip(). | |
9364 | */ | |
6b95a207 | 9365 | spin_lock_irqsave(&dev->event_lock, flags); |
75f7f3ec | 9366 | if (intel_crtc->unpin_work && page_flip_finished(intel_crtc)) |
e7d841ca | 9367 | atomic_inc_not_zero(&intel_crtc->unpin_work->pending); |
6b95a207 KH |
9368 | spin_unlock_irqrestore(&dev->event_lock, flags); |
9369 | } | |
9370 | ||
eba905b2 | 9371 | static inline void intel_mark_page_flip_active(struct intel_crtc *intel_crtc) |
e7d841ca CW |
9372 | { |
9373 | /* Ensure that the work item is consistent when activating it ... */ | |
9374 | smp_wmb(); | |
9375 | atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING); | |
9376 | /* and that it is marked active as soon as the irq could fire. */ | |
9377 | smp_wmb(); | |
9378 | } | |
9379 | ||
8c9f3aaf JB |
9380 | static int intel_gen2_queue_flip(struct drm_device *dev, |
9381 | struct drm_crtc *crtc, | |
9382 | struct drm_framebuffer *fb, | |
ed8d1975 | 9383 | struct drm_i915_gem_object *obj, |
a4872ba6 | 9384 | struct intel_engine_cs *ring, |
ed8d1975 | 9385 | uint32_t flags) |
8c9f3aaf | 9386 | { |
8c9f3aaf | 9387 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8c9f3aaf JB |
9388 | u32 flip_mask; |
9389 | int ret; | |
9390 | ||
6d90c952 | 9391 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 9392 | if (ret) |
4fa62c89 | 9393 | return ret; |
8c9f3aaf JB |
9394 | |
9395 | /* Can't queue multiple flips, so wait for the previous | |
9396 | * one to finish before executing the next. | |
9397 | */ | |
9398 | if (intel_crtc->plane) | |
9399 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
9400 | else | |
9401 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
9402 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
9403 | intel_ring_emit(ring, MI_NOOP); | |
9404 | intel_ring_emit(ring, MI_DISPLAY_FLIP | | |
9405 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
9406 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 9407 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
6d90c952 | 9408 | intel_ring_emit(ring, 0); /* aux display base address, unused */ |
e7d841ca CW |
9409 | |
9410 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 9411 | __intel_ring_advance(ring); |
83d4092b | 9412 | return 0; |
8c9f3aaf JB |
9413 | } |
9414 | ||
9415 | static int intel_gen3_queue_flip(struct drm_device *dev, | |
9416 | struct drm_crtc *crtc, | |
9417 | struct drm_framebuffer *fb, | |
ed8d1975 | 9418 | struct drm_i915_gem_object *obj, |
a4872ba6 | 9419 | struct intel_engine_cs *ring, |
ed8d1975 | 9420 | uint32_t flags) |
8c9f3aaf | 9421 | { |
8c9f3aaf | 9422 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8c9f3aaf JB |
9423 | u32 flip_mask; |
9424 | int ret; | |
9425 | ||
6d90c952 | 9426 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 9427 | if (ret) |
4fa62c89 | 9428 | return ret; |
8c9f3aaf JB |
9429 | |
9430 | if (intel_crtc->plane) | |
9431 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
9432 | else | |
9433 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
9434 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
9435 | intel_ring_emit(ring, MI_NOOP); | |
9436 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | | |
9437 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
9438 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 9439 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
6d90c952 DV |
9440 | intel_ring_emit(ring, MI_NOOP); |
9441 | ||
e7d841ca | 9442 | intel_mark_page_flip_active(intel_crtc); |
09246732 | 9443 | __intel_ring_advance(ring); |
83d4092b | 9444 | return 0; |
8c9f3aaf JB |
9445 | } |
9446 | ||
9447 | static int intel_gen4_queue_flip(struct drm_device *dev, | |
9448 | struct drm_crtc *crtc, | |
9449 | struct drm_framebuffer *fb, | |
ed8d1975 | 9450 | struct drm_i915_gem_object *obj, |
a4872ba6 | 9451 | struct intel_engine_cs *ring, |
ed8d1975 | 9452 | uint32_t flags) |
8c9f3aaf JB |
9453 | { |
9454 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9455 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
9456 | uint32_t pf, pipesrc; | |
9457 | int ret; | |
9458 | ||
6d90c952 | 9459 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 9460 | if (ret) |
4fa62c89 | 9461 | return ret; |
8c9f3aaf JB |
9462 | |
9463 | /* i965+ uses the linear or tiled offsets from the | |
9464 | * Display Registers (which do not change across a page-flip) | |
9465 | * so we need only reprogram the base address. | |
9466 | */ | |
6d90c952 DV |
9467 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
9468 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
9469 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 9470 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset | |
c2c75131 | 9471 | obj->tiling_mode); |
8c9f3aaf JB |
9472 | |
9473 | /* XXX Enabling the panel-fitter across page-flip is so far | |
9474 | * untested on non-native modes, so ignore it for now. | |
9475 | * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE; | |
9476 | */ | |
9477 | pf = 0; | |
9478 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; | |
6d90c952 | 9479 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca CW |
9480 | |
9481 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 9482 | __intel_ring_advance(ring); |
83d4092b | 9483 | return 0; |
8c9f3aaf JB |
9484 | } |
9485 | ||
9486 | static int intel_gen6_queue_flip(struct drm_device *dev, | |
9487 | struct drm_crtc *crtc, | |
9488 | struct drm_framebuffer *fb, | |
ed8d1975 | 9489 | struct drm_i915_gem_object *obj, |
a4872ba6 | 9490 | struct intel_engine_cs *ring, |
ed8d1975 | 9491 | uint32_t flags) |
8c9f3aaf JB |
9492 | { |
9493 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9494 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
9495 | uint32_t pf, pipesrc; | |
9496 | int ret; | |
9497 | ||
6d90c952 | 9498 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 9499 | if (ret) |
4fa62c89 | 9500 | return ret; |
8c9f3aaf | 9501 | |
6d90c952 DV |
9502 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
9503 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
9504 | intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); | |
75f7f3ec | 9505 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
8c9f3aaf | 9506 | |
dc257cf1 DV |
9507 | /* Contrary to the suggestions in the documentation, |
9508 | * "Enable Panel Fitter" does not seem to be required when page | |
9509 | * flipping with a non-native mode, and worse causes a normal | |
9510 | * modeset to fail. | |
9511 | * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE; | |
9512 | */ | |
9513 | pf = 0; | |
8c9f3aaf | 9514 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; |
6d90c952 | 9515 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca CW |
9516 | |
9517 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 9518 | __intel_ring_advance(ring); |
83d4092b | 9519 | return 0; |
8c9f3aaf JB |
9520 | } |
9521 | ||
7c9017e5 JB |
9522 | static int intel_gen7_queue_flip(struct drm_device *dev, |
9523 | struct drm_crtc *crtc, | |
9524 | struct drm_framebuffer *fb, | |
ed8d1975 | 9525 | struct drm_i915_gem_object *obj, |
a4872ba6 | 9526 | struct intel_engine_cs *ring, |
ed8d1975 | 9527 | uint32_t flags) |
7c9017e5 | 9528 | { |
7c9017e5 | 9529 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cb05d8de | 9530 | uint32_t plane_bit = 0; |
ffe74d75 CW |
9531 | int len, ret; |
9532 | ||
eba905b2 | 9533 | switch (intel_crtc->plane) { |
cb05d8de DV |
9534 | case PLANE_A: |
9535 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A; | |
9536 | break; | |
9537 | case PLANE_B: | |
9538 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B; | |
9539 | break; | |
9540 | case PLANE_C: | |
9541 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C; | |
9542 | break; | |
9543 | default: | |
9544 | WARN_ONCE(1, "unknown plane in flip command\n"); | |
4fa62c89 | 9545 | return -ENODEV; |
cb05d8de DV |
9546 | } |
9547 | ||
ffe74d75 | 9548 | len = 4; |
f476828a | 9549 | if (ring->id == RCS) { |
ffe74d75 | 9550 | len += 6; |
f476828a DL |
9551 | /* |
9552 | * On Gen 8, SRM is now taking an extra dword to accommodate | |
9553 | * 48bits addresses, and we need a NOOP for the batch size to | |
9554 | * stay even. | |
9555 | */ | |
9556 | if (IS_GEN8(dev)) | |
9557 | len += 2; | |
9558 | } | |
ffe74d75 | 9559 | |
f66fab8e VS |
9560 | /* |
9561 | * BSpec MI_DISPLAY_FLIP for IVB: | |
9562 | * "The full packet must be contained within the same cache line." | |
9563 | * | |
9564 | * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same | |
9565 | * cacheline, if we ever start emitting more commands before | |
9566 | * the MI_DISPLAY_FLIP we may need to first emit everything else, | |
9567 | * then do the cacheline alignment, and finally emit the | |
9568 | * MI_DISPLAY_FLIP. | |
9569 | */ | |
9570 | ret = intel_ring_cacheline_align(ring); | |
9571 | if (ret) | |
4fa62c89 | 9572 | return ret; |
f66fab8e | 9573 | |
ffe74d75 | 9574 | ret = intel_ring_begin(ring, len); |
7c9017e5 | 9575 | if (ret) |
4fa62c89 | 9576 | return ret; |
7c9017e5 | 9577 | |
ffe74d75 CW |
9578 | /* Unmask the flip-done completion message. Note that the bspec says that |
9579 | * we should do this for both the BCS and RCS, and that we must not unmask | |
9580 | * more than one flip event at any time (or ensure that one flip message | |
9581 | * can be sent by waiting for flip-done prior to queueing new flips). | |
9582 | * Experimentation says that BCS works despite DERRMR masking all | |
9583 | * flip-done completion events and that unmasking all planes at once | |
9584 | * for the RCS also doesn't appear to drop events. Setting the DERRMR | |
9585 | * to zero does lead to lockups within MI_DISPLAY_FLIP. | |
9586 | */ | |
9587 | if (ring->id == RCS) { | |
9588 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); | |
9589 | intel_ring_emit(ring, DERRMR); | |
9590 | intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE | | |
9591 | DERRMR_PIPEB_PRI_FLIP_DONE | | |
9592 | DERRMR_PIPEC_PRI_FLIP_DONE)); | |
f476828a DL |
9593 | if (IS_GEN8(dev)) |
9594 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8(1) | | |
9595 | MI_SRM_LRM_GLOBAL_GTT); | |
9596 | else | |
9597 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) | | |
9598 | MI_SRM_LRM_GLOBAL_GTT); | |
ffe74d75 CW |
9599 | intel_ring_emit(ring, DERRMR); |
9600 | intel_ring_emit(ring, ring->scratch.gtt_offset + 256); | |
f476828a DL |
9601 | if (IS_GEN8(dev)) { |
9602 | intel_ring_emit(ring, 0); | |
9603 | intel_ring_emit(ring, MI_NOOP); | |
9604 | } | |
ffe74d75 CW |
9605 | } |
9606 | ||
cb05d8de | 9607 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit); |
01f2c773 | 9608 | intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); |
75f7f3ec | 9609 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
7c9017e5 | 9610 | intel_ring_emit(ring, (MI_NOOP)); |
e7d841ca CW |
9611 | |
9612 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 9613 | __intel_ring_advance(ring); |
83d4092b | 9614 | return 0; |
7c9017e5 JB |
9615 | } |
9616 | ||
84c33a64 SG |
9617 | static bool use_mmio_flip(struct intel_engine_cs *ring, |
9618 | struct drm_i915_gem_object *obj) | |
9619 | { | |
9620 | /* | |
9621 | * This is not being used for older platforms, because | |
9622 | * non-availability of flip done interrupt forces us to use | |
9623 | * CS flips. Older platforms derive flip done using some clever | |
9624 | * tricks involving the flip_pending status bits and vblank irqs. | |
9625 | * So using MMIO flips there would disrupt this mechanism. | |
9626 | */ | |
9627 | ||
8e09bf83 CW |
9628 | if (ring == NULL) |
9629 | return true; | |
9630 | ||
84c33a64 SG |
9631 | if (INTEL_INFO(ring->dev)->gen < 5) |
9632 | return false; | |
9633 | ||
9634 | if (i915.use_mmio_flip < 0) | |
9635 | return false; | |
9636 | else if (i915.use_mmio_flip > 0) | |
9637 | return true; | |
14bf993e OM |
9638 | else if (i915.enable_execlists) |
9639 | return true; | |
84c33a64 | 9640 | else |
41c52415 | 9641 | return ring != i915_gem_request_get_ring(obj->last_read_req); |
84c33a64 SG |
9642 | } |
9643 | ||
ff944564 DL |
9644 | static void skl_do_mmio_flip(struct intel_crtc *intel_crtc) |
9645 | { | |
9646 | struct drm_device *dev = intel_crtc->base.dev; | |
9647 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9648 | struct drm_framebuffer *fb = intel_crtc->base.primary->fb; | |
9649 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
9650 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
9651 | const enum pipe pipe = intel_crtc->pipe; | |
9652 | u32 ctl, stride; | |
9653 | ||
9654 | ctl = I915_READ(PLANE_CTL(pipe, 0)); | |
9655 | ctl &= ~PLANE_CTL_TILED_MASK; | |
9656 | if (obj->tiling_mode == I915_TILING_X) | |
9657 | ctl |= PLANE_CTL_TILED_X; | |
9658 | ||
9659 | /* | |
9660 | * The stride is either expressed as a multiple of 64 bytes chunks for | |
9661 | * linear buffers or in number of tiles for tiled buffers. | |
9662 | */ | |
9663 | stride = fb->pitches[0] >> 6; | |
9664 | if (obj->tiling_mode == I915_TILING_X) | |
9665 | stride = fb->pitches[0] >> 9; /* X tiles are 512 bytes wide */ | |
9666 | ||
9667 | /* | |
9668 | * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on | |
9669 | * PLANE_SURF updates, the update is then guaranteed to be atomic. | |
9670 | */ | |
9671 | I915_WRITE(PLANE_CTL(pipe, 0), ctl); | |
9672 | I915_WRITE(PLANE_STRIDE(pipe, 0), stride); | |
9673 | ||
9674 | I915_WRITE(PLANE_SURF(pipe, 0), intel_crtc->unpin_work->gtt_offset); | |
9675 | POSTING_READ(PLANE_SURF(pipe, 0)); | |
9676 | } | |
9677 | ||
9678 | static void ilk_do_mmio_flip(struct intel_crtc *intel_crtc) | |
84c33a64 SG |
9679 | { |
9680 | struct drm_device *dev = intel_crtc->base.dev; | |
9681 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9682 | struct intel_framebuffer *intel_fb = | |
9683 | to_intel_framebuffer(intel_crtc->base.primary->fb); | |
9684 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
9685 | u32 dspcntr; | |
9686 | u32 reg; | |
9687 | ||
84c33a64 SG |
9688 | reg = DSPCNTR(intel_crtc->plane); |
9689 | dspcntr = I915_READ(reg); | |
9690 | ||
c5d97472 DL |
9691 | if (obj->tiling_mode != I915_TILING_NONE) |
9692 | dspcntr |= DISPPLANE_TILED; | |
9693 | else | |
9694 | dspcntr &= ~DISPPLANE_TILED; | |
9695 | ||
84c33a64 SG |
9696 | I915_WRITE(reg, dspcntr); |
9697 | ||
9698 | I915_WRITE(DSPSURF(intel_crtc->plane), | |
9699 | intel_crtc->unpin_work->gtt_offset); | |
9700 | POSTING_READ(DSPSURF(intel_crtc->plane)); | |
84c33a64 | 9701 | |
ff944564 DL |
9702 | } |
9703 | ||
9704 | /* | |
9705 | * XXX: This is the temporary way to update the plane registers until we get | |
9706 | * around to using the usual plane update functions for MMIO flips | |
9707 | */ | |
9708 | static void intel_do_mmio_flip(struct intel_crtc *intel_crtc) | |
9709 | { | |
9710 | struct drm_device *dev = intel_crtc->base.dev; | |
9711 | bool atomic_update; | |
9712 | u32 start_vbl_count; | |
9713 | ||
9714 | intel_mark_page_flip_active(intel_crtc); | |
9715 | ||
9716 | atomic_update = intel_pipe_update_start(intel_crtc, &start_vbl_count); | |
9717 | ||
9718 | if (INTEL_INFO(dev)->gen >= 9) | |
9719 | skl_do_mmio_flip(intel_crtc); | |
9720 | else | |
9721 | /* use_mmio_flip() retricts MMIO flips to ilk+ */ | |
9722 | ilk_do_mmio_flip(intel_crtc); | |
9723 | ||
9362c7c5 ACO |
9724 | if (atomic_update) |
9725 | intel_pipe_update_end(intel_crtc, start_vbl_count); | |
84c33a64 SG |
9726 | } |
9727 | ||
9362c7c5 | 9728 | static void intel_mmio_flip_work_func(struct work_struct *work) |
84c33a64 | 9729 | { |
cc8c4cc2 | 9730 | struct intel_crtc *crtc = |
9362c7c5 | 9731 | container_of(work, struct intel_crtc, mmio_flip.work); |
cc8c4cc2 | 9732 | struct intel_mmio_flip *mmio_flip; |
84c33a64 | 9733 | |
cc8c4cc2 JH |
9734 | mmio_flip = &crtc->mmio_flip; |
9735 | if (mmio_flip->req) | |
9c654818 JH |
9736 | WARN_ON(__i915_wait_request(mmio_flip->req, |
9737 | crtc->reset_counter, | |
9738 | false, NULL, NULL) != 0); | |
84c33a64 | 9739 | |
cc8c4cc2 JH |
9740 | intel_do_mmio_flip(crtc); |
9741 | if (mmio_flip->req) { | |
9742 | mutex_lock(&crtc->base.dev->struct_mutex); | |
146d84f0 | 9743 | i915_gem_request_assign(&mmio_flip->req, NULL); |
cc8c4cc2 JH |
9744 | mutex_unlock(&crtc->base.dev->struct_mutex); |
9745 | } | |
84c33a64 SG |
9746 | } |
9747 | ||
9748 | static int intel_queue_mmio_flip(struct drm_device *dev, | |
9749 | struct drm_crtc *crtc, | |
9750 | struct drm_framebuffer *fb, | |
9751 | struct drm_i915_gem_object *obj, | |
9752 | struct intel_engine_cs *ring, | |
9753 | uint32_t flags) | |
9754 | { | |
84c33a64 | 9755 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
84c33a64 | 9756 | |
cc8c4cc2 JH |
9757 | i915_gem_request_assign(&intel_crtc->mmio_flip.req, |
9758 | obj->last_write_req); | |
536f5b5e ACO |
9759 | |
9760 | schedule_work(&intel_crtc->mmio_flip.work); | |
84c33a64 | 9761 | |
84c33a64 SG |
9762 | return 0; |
9763 | } | |
9764 | ||
8c9f3aaf JB |
9765 | static int intel_default_queue_flip(struct drm_device *dev, |
9766 | struct drm_crtc *crtc, | |
9767 | struct drm_framebuffer *fb, | |
ed8d1975 | 9768 | struct drm_i915_gem_object *obj, |
a4872ba6 | 9769 | struct intel_engine_cs *ring, |
ed8d1975 | 9770 | uint32_t flags) |
8c9f3aaf JB |
9771 | { |
9772 | return -ENODEV; | |
9773 | } | |
9774 | ||
d6bbafa1 CW |
9775 | static bool __intel_pageflip_stall_check(struct drm_device *dev, |
9776 | struct drm_crtc *crtc) | |
9777 | { | |
9778 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9779 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
9780 | struct intel_unpin_work *work = intel_crtc->unpin_work; | |
9781 | u32 addr; | |
9782 | ||
9783 | if (atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE) | |
9784 | return true; | |
9785 | ||
9786 | if (!work->enable_stall_check) | |
9787 | return false; | |
9788 | ||
9789 | if (work->flip_ready_vblank == 0) { | |
3a8a946e DV |
9790 | if (work->flip_queued_req && |
9791 | !i915_gem_request_completed(work->flip_queued_req, true)) | |
d6bbafa1 CW |
9792 | return false; |
9793 | ||
1e3feefd | 9794 | work->flip_ready_vblank = drm_crtc_vblank_count(crtc); |
d6bbafa1 CW |
9795 | } |
9796 | ||
1e3feefd | 9797 | if (drm_crtc_vblank_count(crtc) - work->flip_ready_vblank < 3) |
d6bbafa1 CW |
9798 | return false; |
9799 | ||
9800 | /* Potential stall - if we see that the flip has happened, | |
9801 | * assume a missed interrupt. */ | |
9802 | if (INTEL_INFO(dev)->gen >= 4) | |
9803 | addr = I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc->plane))); | |
9804 | else | |
9805 | addr = I915_READ(DSPADDR(intel_crtc->plane)); | |
9806 | ||
9807 | /* There is a potential issue here with a false positive after a flip | |
9808 | * to the same address. We could address this by checking for a | |
9809 | * non-incrementing frame counter. | |
9810 | */ | |
9811 | return addr == work->gtt_offset; | |
9812 | } | |
9813 | ||
9814 | void intel_check_page_flip(struct drm_device *dev, int pipe) | |
9815 | { | |
9816 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9817 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
9818 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
f326038a DV |
9819 | |
9820 | WARN_ON(!in_irq()); | |
d6bbafa1 CW |
9821 | |
9822 | if (crtc == NULL) | |
9823 | return; | |
9824 | ||
f326038a | 9825 | spin_lock(&dev->event_lock); |
d6bbafa1 CW |
9826 | if (intel_crtc->unpin_work && __intel_pageflip_stall_check(dev, crtc)) { |
9827 | WARN_ONCE(1, "Kicking stuck page flip: queued at %d, now %d\n", | |
1e3feefd DV |
9828 | intel_crtc->unpin_work->flip_queued_vblank, |
9829 | drm_vblank_count(dev, pipe)); | |
d6bbafa1 CW |
9830 | page_flip_completed(intel_crtc); |
9831 | } | |
f326038a | 9832 | spin_unlock(&dev->event_lock); |
d6bbafa1 CW |
9833 | } |
9834 | ||
6b95a207 KH |
9835 | static int intel_crtc_page_flip(struct drm_crtc *crtc, |
9836 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
9837 | struct drm_pending_vblank_event *event, |
9838 | uint32_t page_flip_flags) | |
6b95a207 KH |
9839 | { |
9840 | struct drm_device *dev = crtc->dev; | |
9841 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f4510a27 | 9842 | struct drm_framebuffer *old_fb = crtc->primary->fb; |
2ff8fde1 | 9843 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
6b95a207 | 9844 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
455a6808 | 9845 | struct drm_plane *primary = crtc->primary; |
a071fa00 | 9846 | enum pipe pipe = intel_crtc->pipe; |
6b95a207 | 9847 | struct intel_unpin_work *work; |
a4872ba6 | 9848 | struct intel_engine_cs *ring; |
52e68630 | 9849 | int ret; |
6b95a207 | 9850 | |
2ff8fde1 MR |
9851 | /* |
9852 | * drm_mode_page_flip_ioctl() should already catch this, but double | |
9853 | * check to be safe. In the future we may enable pageflipping from | |
9854 | * a disabled primary plane. | |
9855 | */ | |
9856 | if (WARN_ON(intel_fb_obj(old_fb) == NULL)) | |
9857 | return -EBUSY; | |
9858 | ||
e6a595d2 | 9859 | /* Can't change pixel format via MI display flips. */ |
f4510a27 | 9860 | if (fb->pixel_format != crtc->primary->fb->pixel_format) |
e6a595d2 VS |
9861 | return -EINVAL; |
9862 | ||
9863 | /* | |
9864 | * TILEOFF/LINOFF registers can't be changed via MI display flips. | |
9865 | * Note that pitch changes could also affect these register. | |
9866 | */ | |
9867 | if (INTEL_INFO(dev)->gen > 3 && | |
f4510a27 MR |
9868 | (fb->offsets[0] != crtc->primary->fb->offsets[0] || |
9869 | fb->pitches[0] != crtc->primary->fb->pitches[0])) | |
e6a595d2 VS |
9870 | return -EINVAL; |
9871 | ||
f900db47 CW |
9872 | if (i915_terminally_wedged(&dev_priv->gpu_error)) |
9873 | goto out_hang; | |
9874 | ||
b14c5679 | 9875 | work = kzalloc(sizeof(*work), GFP_KERNEL); |
6b95a207 KH |
9876 | if (work == NULL) |
9877 | return -ENOMEM; | |
9878 | ||
6b95a207 | 9879 | work->event = event; |
b4a98e57 | 9880 | work->crtc = crtc; |
ab8d6675 | 9881 | work->old_fb = old_fb; |
6b95a207 KH |
9882 | INIT_WORK(&work->work, intel_unpin_work_fn); |
9883 | ||
87b6b101 | 9884 | ret = drm_crtc_vblank_get(crtc); |
7317c75e JB |
9885 | if (ret) |
9886 | goto free_work; | |
9887 | ||
6b95a207 | 9888 | /* We borrow the event spin lock for protecting unpin_work */ |
5e2d7afc | 9889 | spin_lock_irq(&dev->event_lock); |
6b95a207 | 9890 | if (intel_crtc->unpin_work) { |
d6bbafa1 CW |
9891 | /* Before declaring the flip queue wedged, check if |
9892 | * the hardware completed the operation behind our backs. | |
9893 | */ | |
9894 | if (__intel_pageflip_stall_check(dev, crtc)) { | |
9895 | DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n"); | |
9896 | page_flip_completed(intel_crtc); | |
9897 | } else { | |
9898 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
5e2d7afc | 9899 | spin_unlock_irq(&dev->event_lock); |
468f0b44 | 9900 | |
d6bbafa1 CW |
9901 | drm_crtc_vblank_put(crtc); |
9902 | kfree(work); | |
9903 | return -EBUSY; | |
9904 | } | |
6b95a207 KH |
9905 | } |
9906 | intel_crtc->unpin_work = work; | |
5e2d7afc | 9907 | spin_unlock_irq(&dev->event_lock); |
6b95a207 | 9908 | |
b4a98e57 CW |
9909 | if (atomic_read(&intel_crtc->unpin_work_count) >= 2) |
9910 | flush_workqueue(dev_priv->wq); | |
9911 | ||
79158103 CW |
9912 | ret = i915_mutex_lock_interruptible(dev); |
9913 | if (ret) | |
9914 | goto cleanup; | |
6b95a207 | 9915 | |
75dfca80 | 9916 | /* Reference the objects for the scheduled work. */ |
ab8d6675 | 9917 | drm_framebuffer_reference(work->old_fb); |
05394f39 | 9918 | drm_gem_object_reference(&obj->base); |
6b95a207 | 9919 | |
f4510a27 | 9920 | crtc->primary->fb = fb; |
afd65eb4 | 9921 | update_state_fb(crtc->primary); |
1ed1f968 | 9922 | |
e1f99ce6 | 9923 | work->pending_flip_obj = obj; |
e1f99ce6 | 9924 | |
b4a98e57 | 9925 | atomic_inc(&intel_crtc->unpin_work_count); |
10d83730 | 9926 | intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); |
e1f99ce6 | 9927 | |
75f7f3ec | 9928 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) |
a071fa00 | 9929 | work->flip_count = I915_READ(PIPE_FLIPCOUNT_GM45(pipe)) + 1; |
75f7f3ec | 9930 | |
4fa62c89 VS |
9931 | if (IS_VALLEYVIEW(dev)) { |
9932 | ring = &dev_priv->ring[BCS]; | |
ab8d6675 | 9933 | if (obj->tiling_mode != intel_fb_obj(work->old_fb)->tiling_mode) |
8e09bf83 CW |
9934 | /* vlv: DISPLAY_FLIP fails to change tiling */ |
9935 | ring = NULL; | |
48bf5b2d | 9936 | } else if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) { |
2a92d5bc | 9937 | ring = &dev_priv->ring[BCS]; |
4fa62c89 | 9938 | } else if (INTEL_INFO(dev)->gen >= 7) { |
41c52415 | 9939 | ring = i915_gem_request_get_ring(obj->last_read_req); |
4fa62c89 VS |
9940 | if (ring == NULL || ring->id != RCS) |
9941 | ring = &dev_priv->ring[BCS]; | |
9942 | } else { | |
9943 | ring = &dev_priv->ring[RCS]; | |
9944 | } | |
9945 | ||
850c4cdc | 9946 | ret = intel_pin_and_fence_fb_obj(crtc->primary, fb, ring); |
8c9f3aaf JB |
9947 | if (ret) |
9948 | goto cleanup_pending; | |
6b95a207 | 9949 | |
4fa62c89 VS |
9950 | work->gtt_offset = |
9951 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset; | |
9952 | ||
d6bbafa1 | 9953 | if (use_mmio_flip(ring, obj)) { |
84c33a64 SG |
9954 | ret = intel_queue_mmio_flip(dev, crtc, fb, obj, ring, |
9955 | page_flip_flags); | |
d6bbafa1 CW |
9956 | if (ret) |
9957 | goto cleanup_unpin; | |
9958 | ||
f06cc1b9 JH |
9959 | i915_gem_request_assign(&work->flip_queued_req, |
9960 | obj->last_write_req); | |
d6bbafa1 | 9961 | } else { |
84c33a64 | 9962 | ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, ring, |
d6bbafa1 CW |
9963 | page_flip_flags); |
9964 | if (ret) | |
9965 | goto cleanup_unpin; | |
9966 | ||
f06cc1b9 JH |
9967 | i915_gem_request_assign(&work->flip_queued_req, |
9968 | intel_ring_get_request(ring)); | |
d6bbafa1 CW |
9969 | } |
9970 | ||
1e3feefd | 9971 | work->flip_queued_vblank = drm_crtc_vblank_count(crtc); |
d6bbafa1 | 9972 | work->enable_stall_check = true; |
4fa62c89 | 9973 | |
ab8d6675 | 9974 | i915_gem_track_fb(intel_fb_obj(work->old_fb), obj, |
a071fa00 DV |
9975 | INTEL_FRONTBUFFER_PRIMARY(pipe)); |
9976 | ||
7ff0ebcc | 9977 | intel_fbc_disable(dev); |
f99d7069 | 9978 | intel_frontbuffer_flip_prepare(dev, INTEL_FRONTBUFFER_PRIMARY(pipe)); |
6b95a207 KH |
9979 | mutex_unlock(&dev->struct_mutex); |
9980 | ||
e5510fac JB |
9981 | trace_i915_flip_request(intel_crtc->plane, obj); |
9982 | ||
6b95a207 | 9983 | return 0; |
96b099fd | 9984 | |
4fa62c89 VS |
9985 | cleanup_unpin: |
9986 | intel_unpin_fb_obj(obj); | |
8c9f3aaf | 9987 | cleanup_pending: |
b4a98e57 | 9988 | atomic_dec(&intel_crtc->unpin_work_count); |
f4510a27 | 9989 | crtc->primary->fb = old_fb; |
afd65eb4 | 9990 | update_state_fb(crtc->primary); |
ab8d6675 | 9991 | drm_framebuffer_unreference(work->old_fb); |
05394f39 | 9992 | drm_gem_object_unreference(&obj->base); |
96b099fd CW |
9993 | mutex_unlock(&dev->struct_mutex); |
9994 | ||
79158103 | 9995 | cleanup: |
5e2d7afc | 9996 | spin_lock_irq(&dev->event_lock); |
96b099fd | 9997 | intel_crtc->unpin_work = NULL; |
5e2d7afc | 9998 | spin_unlock_irq(&dev->event_lock); |
96b099fd | 9999 | |
87b6b101 | 10000 | drm_crtc_vblank_put(crtc); |
7317c75e | 10001 | free_work: |
96b099fd CW |
10002 | kfree(work); |
10003 | ||
f900db47 CW |
10004 | if (ret == -EIO) { |
10005 | out_hang: | |
53a366b9 | 10006 | ret = intel_plane_restore(primary); |
f0d3dad3 | 10007 | if (ret == 0 && event) { |
5e2d7afc | 10008 | spin_lock_irq(&dev->event_lock); |
a071fa00 | 10009 | drm_send_vblank_event(dev, pipe, event); |
5e2d7afc | 10010 | spin_unlock_irq(&dev->event_lock); |
f0d3dad3 | 10011 | } |
f900db47 | 10012 | } |
96b099fd | 10013 | return ret; |
6b95a207 KH |
10014 | } |
10015 | ||
f6e5b160 | 10016 | static struct drm_crtc_helper_funcs intel_helper_funcs = { |
f6e5b160 CW |
10017 | .mode_set_base_atomic = intel_pipe_set_base_atomic, |
10018 | .load_lut = intel_crtc_load_lut, | |
ea2c67bb MR |
10019 | .atomic_begin = intel_begin_crtc_commit, |
10020 | .atomic_flush = intel_finish_crtc_commit, | |
f6e5b160 CW |
10021 | }; |
10022 | ||
9a935856 DV |
10023 | /** |
10024 | * intel_modeset_update_staged_output_state | |
10025 | * | |
10026 | * Updates the staged output configuration state, e.g. after we've read out the | |
10027 | * current hw state. | |
10028 | */ | |
10029 | static void intel_modeset_update_staged_output_state(struct drm_device *dev) | |
f6e5b160 | 10030 | { |
7668851f | 10031 | struct intel_crtc *crtc; |
9a935856 DV |
10032 | struct intel_encoder *encoder; |
10033 | struct intel_connector *connector; | |
f6e5b160 | 10034 | |
3a3371ff | 10035 | for_each_intel_connector(dev, connector) { |
9a935856 DV |
10036 | connector->new_encoder = |
10037 | to_intel_encoder(connector->base.encoder); | |
10038 | } | |
f6e5b160 | 10039 | |
b2784e15 | 10040 | for_each_intel_encoder(dev, encoder) { |
9a935856 DV |
10041 | encoder->new_crtc = |
10042 | to_intel_crtc(encoder->base.crtc); | |
10043 | } | |
7668851f | 10044 | |
d3fcc808 | 10045 | for_each_intel_crtc(dev, crtc) { |
83d65738 | 10046 | crtc->new_enabled = crtc->base.state->enable; |
7bd0a8e7 VS |
10047 | |
10048 | if (crtc->new_enabled) | |
6e3c9717 | 10049 | crtc->new_config = crtc->config; |
7bd0a8e7 VS |
10050 | else |
10051 | crtc->new_config = NULL; | |
7668851f | 10052 | } |
f6e5b160 CW |
10053 | } |
10054 | ||
9a935856 DV |
10055 | /** |
10056 | * intel_modeset_commit_output_state | |
10057 | * | |
10058 | * This function copies the stage display pipe configuration to the real one. | |
10059 | */ | |
10060 | static void intel_modeset_commit_output_state(struct drm_device *dev) | |
10061 | { | |
7668851f | 10062 | struct intel_crtc *crtc; |
9a935856 DV |
10063 | struct intel_encoder *encoder; |
10064 | struct intel_connector *connector; | |
f6e5b160 | 10065 | |
3a3371ff | 10066 | for_each_intel_connector(dev, connector) { |
9a935856 DV |
10067 | connector->base.encoder = &connector->new_encoder->base; |
10068 | } | |
f6e5b160 | 10069 | |
b2784e15 | 10070 | for_each_intel_encoder(dev, encoder) { |
9a935856 DV |
10071 | encoder->base.crtc = &encoder->new_crtc->base; |
10072 | } | |
7668851f | 10073 | |
d3fcc808 | 10074 | for_each_intel_crtc(dev, crtc) { |
83d65738 | 10075 | crtc->base.state->enable = crtc->new_enabled; |
7668851f VS |
10076 | crtc->base.enabled = crtc->new_enabled; |
10077 | } | |
9a935856 DV |
10078 | } |
10079 | ||
050f7aeb | 10080 | static void |
eba905b2 | 10081 | connected_sink_compute_bpp(struct intel_connector *connector, |
5cec258b | 10082 | struct intel_crtc_state *pipe_config) |
050f7aeb DV |
10083 | { |
10084 | int bpp = pipe_config->pipe_bpp; | |
10085 | ||
10086 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
10087 | connector->base.base.id, | |
c23cc417 | 10088 | connector->base.name); |
050f7aeb DV |
10089 | |
10090 | /* Don't use an invalid EDID bpc value */ | |
10091 | if (connector->base.display_info.bpc && | |
10092 | connector->base.display_info.bpc * 3 < bpp) { | |
10093 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", | |
10094 | bpp, connector->base.display_info.bpc*3); | |
10095 | pipe_config->pipe_bpp = connector->base.display_info.bpc*3; | |
10096 | } | |
10097 | ||
10098 | /* Clamp bpp to 8 on screens without EDID 1.4 */ | |
10099 | if (connector->base.display_info.bpc == 0 && bpp > 24) { | |
10100 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n", | |
10101 | bpp); | |
10102 | pipe_config->pipe_bpp = 24; | |
10103 | } | |
10104 | } | |
10105 | ||
4e53c2e0 | 10106 | static int |
050f7aeb DV |
10107 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
10108 | struct drm_framebuffer *fb, | |
5cec258b | 10109 | struct intel_crtc_state *pipe_config) |
4e53c2e0 | 10110 | { |
050f7aeb DV |
10111 | struct drm_device *dev = crtc->base.dev; |
10112 | struct intel_connector *connector; | |
4e53c2e0 DV |
10113 | int bpp; |
10114 | ||
d42264b1 DV |
10115 | switch (fb->pixel_format) { |
10116 | case DRM_FORMAT_C8: | |
4e53c2e0 DV |
10117 | bpp = 8*3; /* since we go through a colormap */ |
10118 | break; | |
d42264b1 DV |
10119 | case DRM_FORMAT_XRGB1555: |
10120 | case DRM_FORMAT_ARGB1555: | |
10121 | /* checked in intel_framebuffer_init already */ | |
10122 | if (WARN_ON(INTEL_INFO(dev)->gen > 3)) | |
10123 | return -EINVAL; | |
10124 | case DRM_FORMAT_RGB565: | |
4e53c2e0 DV |
10125 | bpp = 6*3; /* min is 18bpp */ |
10126 | break; | |
d42264b1 DV |
10127 | case DRM_FORMAT_XBGR8888: |
10128 | case DRM_FORMAT_ABGR8888: | |
10129 | /* checked in intel_framebuffer_init already */ | |
10130 | if (WARN_ON(INTEL_INFO(dev)->gen < 4)) | |
10131 | return -EINVAL; | |
10132 | case DRM_FORMAT_XRGB8888: | |
10133 | case DRM_FORMAT_ARGB8888: | |
4e53c2e0 DV |
10134 | bpp = 8*3; |
10135 | break; | |
d42264b1 DV |
10136 | case DRM_FORMAT_XRGB2101010: |
10137 | case DRM_FORMAT_ARGB2101010: | |
10138 | case DRM_FORMAT_XBGR2101010: | |
10139 | case DRM_FORMAT_ABGR2101010: | |
10140 | /* checked in intel_framebuffer_init already */ | |
10141 | if (WARN_ON(INTEL_INFO(dev)->gen < 4)) | |
baba133a | 10142 | return -EINVAL; |
4e53c2e0 DV |
10143 | bpp = 10*3; |
10144 | break; | |
baba133a | 10145 | /* TODO: gen4+ supports 16 bpc floating point, too. */ |
4e53c2e0 DV |
10146 | default: |
10147 | DRM_DEBUG_KMS("unsupported depth\n"); | |
10148 | return -EINVAL; | |
10149 | } | |
10150 | ||
4e53c2e0 DV |
10151 | pipe_config->pipe_bpp = bpp; |
10152 | ||
10153 | /* Clamp display bpp to EDID value */ | |
3a3371ff | 10154 | for_each_intel_connector(dev, connector) { |
1b829e05 DV |
10155 | if (!connector->new_encoder || |
10156 | connector->new_encoder->new_crtc != crtc) | |
4e53c2e0 DV |
10157 | continue; |
10158 | ||
050f7aeb | 10159 | connected_sink_compute_bpp(connector, pipe_config); |
4e53c2e0 DV |
10160 | } |
10161 | ||
10162 | return bpp; | |
10163 | } | |
10164 | ||
644db711 DV |
10165 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
10166 | { | |
10167 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
10168 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 10169 | mode->crtc_clock, |
644db711 DV |
10170 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
10171 | mode->crtc_hsync_end, mode->crtc_htotal, | |
10172 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
10173 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
10174 | } | |
10175 | ||
c0b03411 | 10176 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
5cec258b | 10177 | struct intel_crtc_state *pipe_config, |
c0b03411 DV |
10178 | const char *context) |
10179 | { | |
10180 | DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id, | |
10181 | context, pipe_name(crtc->pipe)); | |
10182 | ||
10183 | DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder)); | |
10184 | DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n", | |
10185 | pipe_config->pipe_bpp, pipe_config->dither); | |
10186 | DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", | |
10187 | pipe_config->has_pch_encoder, | |
10188 | pipe_config->fdi_lanes, | |
10189 | pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n, | |
10190 | pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n, | |
10191 | pipe_config->fdi_m_n.tu); | |
eb14cb74 VS |
10192 | DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
10193 | pipe_config->has_dp_encoder, | |
10194 | pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n, | |
10195 | pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n, | |
10196 | pipe_config->dp_m_n.tu); | |
b95af8be VK |
10197 | |
10198 | DRM_DEBUG_KMS("dp: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n", | |
10199 | pipe_config->has_dp_encoder, | |
10200 | pipe_config->dp_m2_n2.gmch_m, | |
10201 | pipe_config->dp_m2_n2.gmch_n, | |
10202 | pipe_config->dp_m2_n2.link_m, | |
10203 | pipe_config->dp_m2_n2.link_n, | |
10204 | pipe_config->dp_m2_n2.tu); | |
10205 | ||
55072d19 DV |
10206 | DRM_DEBUG_KMS("audio: %i, infoframes: %i\n", |
10207 | pipe_config->has_audio, | |
10208 | pipe_config->has_infoframe); | |
10209 | ||
c0b03411 | 10210 | DRM_DEBUG_KMS("requested mode:\n"); |
2d112de7 | 10211 | drm_mode_debug_printmodeline(&pipe_config->base.mode); |
c0b03411 | 10212 | DRM_DEBUG_KMS("adjusted mode:\n"); |
2d112de7 ACO |
10213 | drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode); |
10214 | intel_dump_crtc_timings(&pipe_config->base.adjusted_mode); | |
d71b8d4a | 10215 | DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock); |
37327abd VS |
10216 | DRM_DEBUG_KMS("pipe src size: %dx%d\n", |
10217 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
c0b03411 DV |
10218 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", |
10219 | pipe_config->gmch_pfit.control, | |
10220 | pipe_config->gmch_pfit.pgm_ratios, | |
10221 | pipe_config->gmch_pfit.lvds_border_bits); | |
fd4daa9c | 10222 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", |
c0b03411 | 10223 | pipe_config->pch_pfit.pos, |
fd4daa9c CW |
10224 | pipe_config->pch_pfit.size, |
10225 | pipe_config->pch_pfit.enabled ? "enabled" : "disabled"); | |
42db64ef | 10226 | DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled); |
cf532bb2 | 10227 | DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide); |
c0b03411 DV |
10228 | } |
10229 | ||
bc079e8b VS |
10230 | static bool encoders_cloneable(const struct intel_encoder *a, |
10231 | const struct intel_encoder *b) | |
accfc0c5 | 10232 | { |
bc079e8b VS |
10233 | /* masks could be asymmetric, so check both ways */ |
10234 | return a == b || (a->cloneable & (1 << b->type) && | |
10235 | b->cloneable & (1 << a->type)); | |
10236 | } | |
10237 | ||
10238 | static bool check_single_encoder_cloning(struct intel_crtc *crtc, | |
10239 | struct intel_encoder *encoder) | |
10240 | { | |
10241 | struct drm_device *dev = crtc->base.dev; | |
10242 | struct intel_encoder *source_encoder; | |
10243 | ||
b2784e15 | 10244 | for_each_intel_encoder(dev, source_encoder) { |
bc079e8b VS |
10245 | if (source_encoder->new_crtc != crtc) |
10246 | continue; | |
10247 | ||
10248 | if (!encoders_cloneable(encoder, source_encoder)) | |
10249 | return false; | |
10250 | } | |
10251 | ||
10252 | return true; | |
10253 | } | |
10254 | ||
10255 | static bool check_encoder_cloning(struct intel_crtc *crtc) | |
10256 | { | |
10257 | struct drm_device *dev = crtc->base.dev; | |
accfc0c5 DV |
10258 | struct intel_encoder *encoder; |
10259 | ||
b2784e15 | 10260 | for_each_intel_encoder(dev, encoder) { |
bc079e8b | 10261 | if (encoder->new_crtc != crtc) |
accfc0c5 DV |
10262 | continue; |
10263 | ||
bc079e8b VS |
10264 | if (!check_single_encoder_cloning(crtc, encoder)) |
10265 | return false; | |
accfc0c5 DV |
10266 | } |
10267 | ||
bc079e8b | 10268 | return true; |
accfc0c5 DV |
10269 | } |
10270 | ||
00f0b378 VS |
10271 | static bool check_digital_port_conflicts(struct drm_device *dev) |
10272 | { | |
10273 | struct intel_connector *connector; | |
10274 | unsigned int used_ports = 0; | |
10275 | ||
10276 | /* | |
10277 | * Walk the connector list instead of the encoder | |
10278 | * list to detect the problem on ddi platforms | |
10279 | * where there's just one encoder per digital port. | |
10280 | */ | |
3a3371ff | 10281 | for_each_intel_connector(dev, connector) { |
00f0b378 VS |
10282 | struct intel_encoder *encoder = connector->new_encoder; |
10283 | ||
10284 | if (!encoder) | |
10285 | continue; | |
10286 | ||
10287 | WARN_ON(!encoder->new_crtc); | |
10288 | ||
10289 | switch (encoder->type) { | |
10290 | unsigned int port_mask; | |
10291 | case INTEL_OUTPUT_UNKNOWN: | |
10292 | if (WARN_ON(!HAS_DDI(dev))) | |
10293 | break; | |
10294 | case INTEL_OUTPUT_DISPLAYPORT: | |
10295 | case INTEL_OUTPUT_HDMI: | |
10296 | case INTEL_OUTPUT_EDP: | |
10297 | port_mask = 1 << enc_to_dig_port(&encoder->base)->port; | |
10298 | ||
10299 | /* the same port mustn't appear more than once */ | |
10300 | if (used_ports & port_mask) | |
10301 | return false; | |
10302 | ||
10303 | used_ports |= port_mask; | |
10304 | default: | |
10305 | break; | |
10306 | } | |
10307 | } | |
10308 | ||
10309 | return true; | |
10310 | } | |
10311 | ||
5cec258b | 10312 | static struct intel_crtc_state * |
b8cecdf5 | 10313 | intel_modeset_pipe_config(struct drm_crtc *crtc, |
4e53c2e0 | 10314 | struct drm_framebuffer *fb, |
b8cecdf5 | 10315 | struct drm_display_mode *mode) |
ee7b9f93 | 10316 | { |
7758a113 | 10317 | struct drm_device *dev = crtc->dev; |
7758a113 | 10318 | struct intel_encoder *encoder; |
5cec258b | 10319 | struct intel_crtc_state *pipe_config; |
e29c22c0 DV |
10320 | int plane_bpp, ret = -EINVAL; |
10321 | bool retry = true; | |
ee7b9f93 | 10322 | |
bc079e8b | 10323 | if (!check_encoder_cloning(to_intel_crtc(crtc))) { |
accfc0c5 DV |
10324 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); |
10325 | return ERR_PTR(-EINVAL); | |
10326 | } | |
10327 | ||
00f0b378 VS |
10328 | if (!check_digital_port_conflicts(dev)) { |
10329 | DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n"); | |
10330 | return ERR_PTR(-EINVAL); | |
10331 | } | |
10332 | ||
b8cecdf5 DV |
10333 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); |
10334 | if (!pipe_config) | |
7758a113 DV |
10335 | return ERR_PTR(-ENOMEM); |
10336 | ||
07878248 | 10337 | pipe_config->base.crtc = crtc; |
2d112de7 ACO |
10338 | drm_mode_copy(&pipe_config->base.adjusted_mode, mode); |
10339 | drm_mode_copy(&pipe_config->base.mode, mode); | |
37327abd | 10340 | |
e143a21c DV |
10341 | pipe_config->cpu_transcoder = |
10342 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
c0d43d62 | 10343 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
b8cecdf5 | 10344 | |
2960bc9c ID |
10345 | /* |
10346 | * Sanitize sync polarity flags based on requested ones. If neither | |
10347 | * positive or negative polarity is requested, treat this as meaning | |
10348 | * negative polarity. | |
10349 | */ | |
2d112de7 | 10350 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 10351 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) |
2d112de7 | 10352 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; |
2960bc9c | 10353 | |
2d112de7 | 10354 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 10355 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) |
2d112de7 | 10356 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; |
2960bc9c | 10357 | |
050f7aeb DV |
10358 | /* Compute a starting value for pipe_config->pipe_bpp taking the source |
10359 | * plane pixel format and any sink constraints into account. Returns the | |
10360 | * source plane bpp so that dithering can be selected on mismatches | |
10361 | * after encoders and crtc also have had their say. */ | |
10362 | plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), | |
10363 | fb, pipe_config); | |
4e53c2e0 DV |
10364 | if (plane_bpp < 0) |
10365 | goto fail; | |
10366 | ||
e41a56be VS |
10367 | /* |
10368 | * Determine the real pipe dimensions. Note that stereo modes can | |
10369 | * increase the actual pipe size due to the frame doubling and | |
10370 | * insertion of additional space for blanks between the frame. This | |
10371 | * is stored in the crtc timings. We use the requested mode to do this | |
10372 | * computation to clearly distinguish it from the adjusted mode, which | |
10373 | * can be changed by the connectors in the below retry loop. | |
10374 | */ | |
2d112de7 | 10375 | drm_crtc_get_hv_timing(&pipe_config->base.mode, |
ecb7e16b GP |
10376 | &pipe_config->pipe_src_w, |
10377 | &pipe_config->pipe_src_h); | |
e41a56be | 10378 | |
e29c22c0 | 10379 | encoder_retry: |
ef1b460d | 10380 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 10381 | pipe_config->port_clock = 0; |
ef1b460d | 10382 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 10383 | |
135c81b8 | 10384 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
2d112de7 ACO |
10385 | drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode, |
10386 | CRTC_STEREO_DOUBLE); | |
135c81b8 | 10387 | |
7758a113 DV |
10388 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
10389 | * adjust it according to limitations or connector properties, and also | |
10390 | * a chance to reject the mode entirely. | |
47f1c6c9 | 10391 | */ |
b2784e15 | 10392 | for_each_intel_encoder(dev, encoder) { |
47f1c6c9 | 10393 | |
7758a113 DV |
10394 | if (&encoder->new_crtc->base != crtc) |
10395 | continue; | |
7ae89233 | 10396 | |
efea6e8e DV |
10397 | if (!(encoder->compute_config(encoder, pipe_config))) { |
10398 | DRM_DEBUG_KMS("Encoder config failure\n"); | |
7758a113 DV |
10399 | goto fail; |
10400 | } | |
ee7b9f93 | 10401 | } |
47f1c6c9 | 10402 | |
ff9a6750 DV |
10403 | /* Set default port clock if not overwritten by the encoder. Needs to be |
10404 | * done afterwards in case the encoder adjusts the mode. */ | |
10405 | if (!pipe_config->port_clock) | |
2d112de7 | 10406 | pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock |
241bfc38 | 10407 | * pipe_config->pixel_multiplier; |
ff9a6750 | 10408 | |
a43f6e0f | 10409 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 10410 | if (ret < 0) { |
7758a113 DV |
10411 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
10412 | goto fail; | |
ee7b9f93 | 10413 | } |
e29c22c0 DV |
10414 | |
10415 | if (ret == RETRY) { | |
10416 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
10417 | ret = -EINVAL; | |
10418 | goto fail; | |
10419 | } | |
10420 | ||
10421 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
10422 | retry = false; | |
10423 | goto encoder_retry; | |
10424 | } | |
10425 | ||
4e53c2e0 DV |
10426 | pipe_config->dither = pipe_config->pipe_bpp != plane_bpp; |
10427 | DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n", | |
10428 | plane_bpp, pipe_config->pipe_bpp, pipe_config->dither); | |
10429 | ||
b8cecdf5 | 10430 | return pipe_config; |
7758a113 | 10431 | fail: |
b8cecdf5 | 10432 | kfree(pipe_config); |
e29c22c0 | 10433 | return ERR_PTR(ret); |
ee7b9f93 | 10434 | } |
47f1c6c9 | 10435 | |
e2e1ed41 DV |
10436 | /* Computes which crtcs are affected and sets the relevant bits in the mask. For |
10437 | * simplicity we use the crtc's pipe number (because it's easier to obtain). */ | |
10438 | static void | |
10439 | intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes, | |
10440 | unsigned *prepare_pipes, unsigned *disable_pipes) | |
79e53945 JB |
10441 | { |
10442 | struct intel_crtc *intel_crtc; | |
e2e1ed41 DV |
10443 | struct drm_device *dev = crtc->dev; |
10444 | struct intel_encoder *encoder; | |
10445 | struct intel_connector *connector; | |
10446 | struct drm_crtc *tmp_crtc; | |
79e53945 | 10447 | |
e2e1ed41 | 10448 | *disable_pipes = *modeset_pipes = *prepare_pipes = 0; |
79e53945 | 10449 | |
e2e1ed41 DV |
10450 | /* Check which crtcs have changed outputs connected to them, these need |
10451 | * to be part of the prepare_pipes mask. We don't (yet) support global | |
10452 | * modeset across multiple crtcs, so modeset_pipes will only have one | |
10453 | * bit set at most. */ | |
3a3371ff | 10454 | for_each_intel_connector(dev, connector) { |
e2e1ed41 DV |
10455 | if (connector->base.encoder == &connector->new_encoder->base) |
10456 | continue; | |
79e53945 | 10457 | |
e2e1ed41 DV |
10458 | if (connector->base.encoder) { |
10459 | tmp_crtc = connector->base.encoder->crtc; | |
10460 | ||
10461 | *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe; | |
10462 | } | |
10463 | ||
10464 | if (connector->new_encoder) | |
10465 | *prepare_pipes |= | |
10466 | 1 << connector->new_encoder->new_crtc->pipe; | |
79e53945 JB |
10467 | } |
10468 | ||
b2784e15 | 10469 | for_each_intel_encoder(dev, encoder) { |
e2e1ed41 DV |
10470 | if (encoder->base.crtc == &encoder->new_crtc->base) |
10471 | continue; | |
10472 | ||
10473 | if (encoder->base.crtc) { | |
10474 | tmp_crtc = encoder->base.crtc; | |
10475 | ||
10476 | *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe; | |
10477 | } | |
10478 | ||
10479 | if (encoder->new_crtc) | |
10480 | *prepare_pipes |= 1 << encoder->new_crtc->pipe; | |
80824003 JB |
10481 | } |
10482 | ||
7668851f | 10483 | /* Check for pipes that will be enabled/disabled ... */ |
d3fcc808 | 10484 | for_each_intel_crtc(dev, intel_crtc) { |
83d65738 | 10485 | if (intel_crtc->base.state->enable == intel_crtc->new_enabled) |
e2e1ed41 | 10486 | continue; |
7e7d76c3 | 10487 | |
7668851f | 10488 | if (!intel_crtc->new_enabled) |
e2e1ed41 | 10489 | *disable_pipes |= 1 << intel_crtc->pipe; |
7668851f VS |
10490 | else |
10491 | *prepare_pipes |= 1 << intel_crtc->pipe; | |
7e7d76c3 JB |
10492 | } |
10493 | ||
e2e1ed41 DV |
10494 | |
10495 | /* set_mode is also used to update properties on life display pipes. */ | |
10496 | intel_crtc = to_intel_crtc(crtc); | |
7668851f | 10497 | if (intel_crtc->new_enabled) |
e2e1ed41 DV |
10498 | *prepare_pipes |= 1 << intel_crtc->pipe; |
10499 | ||
b6c5164d DV |
10500 | /* |
10501 | * For simplicity do a full modeset on any pipe where the output routing | |
10502 | * changed. We could be more clever, but that would require us to be | |
10503 | * more careful with calling the relevant encoder->mode_set functions. | |
10504 | */ | |
e2e1ed41 DV |
10505 | if (*prepare_pipes) |
10506 | *modeset_pipes = *prepare_pipes; | |
10507 | ||
10508 | /* ... and mask these out. */ | |
10509 | *modeset_pipes &= ~(*disable_pipes); | |
10510 | *prepare_pipes &= ~(*disable_pipes); | |
b6c5164d DV |
10511 | |
10512 | /* | |
10513 | * HACK: We don't (yet) fully support global modesets. intel_set_config | |
10514 | * obies this rule, but the modeset restore mode of | |
10515 | * intel_modeset_setup_hw_state does not. | |
10516 | */ | |
10517 | *modeset_pipes &= 1 << intel_crtc->pipe; | |
10518 | *prepare_pipes &= 1 << intel_crtc->pipe; | |
e3641d3f DV |
10519 | |
10520 | DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n", | |
10521 | *modeset_pipes, *prepare_pipes, *disable_pipes); | |
47f1c6c9 | 10522 | } |
79e53945 | 10523 | |
ea9d758d | 10524 | static bool intel_crtc_in_use(struct drm_crtc *crtc) |
f6e5b160 | 10525 | { |
ea9d758d | 10526 | struct drm_encoder *encoder; |
f6e5b160 | 10527 | struct drm_device *dev = crtc->dev; |
f6e5b160 | 10528 | |
ea9d758d DV |
10529 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) |
10530 | if (encoder->crtc == crtc) | |
10531 | return true; | |
10532 | ||
10533 | return false; | |
10534 | } | |
10535 | ||
10536 | static void | |
10537 | intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes) | |
10538 | { | |
ba41c0de | 10539 | struct drm_i915_private *dev_priv = dev->dev_private; |
ea9d758d DV |
10540 | struct intel_encoder *intel_encoder; |
10541 | struct intel_crtc *intel_crtc; | |
10542 | struct drm_connector *connector; | |
10543 | ||
ba41c0de DV |
10544 | intel_shared_dpll_commit(dev_priv); |
10545 | ||
b2784e15 | 10546 | for_each_intel_encoder(dev, intel_encoder) { |
ea9d758d DV |
10547 | if (!intel_encoder->base.crtc) |
10548 | continue; | |
10549 | ||
10550 | intel_crtc = to_intel_crtc(intel_encoder->base.crtc); | |
10551 | ||
10552 | if (prepare_pipes & (1 << intel_crtc->pipe)) | |
10553 | intel_encoder->connectors_active = false; | |
10554 | } | |
10555 | ||
10556 | intel_modeset_commit_output_state(dev); | |
10557 | ||
7668851f | 10558 | /* Double check state. */ |
d3fcc808 | 10559 | for_each_intel_crtc(dev, intel_crtc) { |
83d65738 | 10560 | WARN_ON(intel_crtc->base.state->enable != intel_crtc_in_use(&intel_crtc->base)); |
7bd0a8e7 | 10561 | WARN_ON(intel_crtc->new_config && |
6e3c9717 | 10562 | intel_crtc->new_config != intel_crtc->config); |
83d65738 | 10563 | WARN_ON(intel_crtc->base.state->enable != !!intel_crtc->new_config); |
ea9d758d DV |
10564 | } |
10565 | ||
10566 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
10567 | if (!connector->encoder || !connector->encoder->crtc) | |
10568 | continue; | |
10569 | ||
10570 | intel_crtc = to_intel_crtc(connector->encoder->crtc); | |
10571 | ||
10572 | if (prepare_pipes & (1 << intel_crtc->pipe)) { | |
68d34720 DV |
10573 | struct drm_property *dpms_property = |
10574 | dev->mode_config.dpms_property; | |
10575 | ||
ea9d758d | 10576 | connector->dpms = DRM_MODE_DPMS_ON; |
662595df | 10577 | drm_object_property_set_value(&connector->base, |
68d34720 DV |
10578 | dpms_property, |
10579 | DRM_MODE_DPMS_ON); | |
ea9d758d DV |
10580 | |
10581 | intel_encoder = to_intel_encoder(connector->encoder); | |
10582 | intel_encoder->connectors_active = true; | |
10583 | } | |
10584 | } | |
10585 | ||
10586 | } | |
10587 | ||
3bd26263 | 10588 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 10589 | { |
3bd26263 | 10590 | int diff; |
f1f644dc JB |
10591 | |
10592 | if (clock1 == clock2) | |
10593 | return true; | |
10594 | ||
10595 | if (!clock1 || !clock2) | |
10596 | return false; | |
10597 | ||
10598 | diff = abs(clock1 - clock2); | |
10599 | ||
10600 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
10601 | return true; | |
10602 | ||
10603 | return false; | |
10604 | } | |
10605 | ||
25c5b266 DV |
10606 | #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \ |
10607 | list_for_each_entry((intel_crtc), \ | |
10608 | &(dev)->mode_config.crtc_list, \ | |
10609 | base.head) \ | |
0973f18f | 10610 | if (mask & (1 <<(intel_crtc)->pipe)) |
25c5b266 | 10611 | |
0e8ffe1b | 10612 | static bool |
2fa2fe9a | 10613 | intel_pipe_config_compare(struct drm_device *dev, |
5cec258b ACO |
10614 | struct intel_crtc_state *current_config, |
10615 | struct intel_crtc_state *pipe_config) | |
0e8ffe1b | 10616 | { |
66e985c0 DV |
10617 | #define PIPE_CONF_CHECK_X(name) \ |
10618 | if (current_config->name != pipe_config->name) { \ | |
10619 | DRM_ERROR("mismatch in " #name " " \ | |
10620 | "(expected 0x%08x, found 0x%08x)\n", \ | |
10621 | current_config->name, \ | |
10622 | pipe_config->name); \ | |
10623 | return false; \ | |
10624 | } | |
10625 | ||
08a24034 DV |
10626 | #define PIPE_CONF_CHECK_I(name) \ |
10627 | if (current_config->name != pipe_config->name) { \ | |
10628 | DRM_ERROR("mismatch in " #name " " \ | |
10629 | "(expected %i, found %i)\n", \ | |
10630 | current_config->name, \ | |
10631 | pipe_config->name); \ | |
10632 | return false; \ | |
88adfff1 DV |
10633 | } |
10634 | ||
b95af8be VK |
10635 | /* This is required for BDW+ where there is only one set of registers for |
10636 | * switching between high and low RR. | |
10637 | * This macro can be used whenever a comparison has to be made between one | |
10638 | * hw state and multiple sw state variables. | |
10639 | */ | |
10640 | #define PIPE_CONF_CHECK_I_ALT(name, alt_name) \ | |
10641 | if ((current_config->name != pipe_config->name) && \ | |
10642 | (current_config->alt_name != pipe_config->name)) { \ | |
10643 | DRM_ERROR("mismatch in " #name " " \ | |
10644 | "(expected %i or %i, found %i)\n", \ | |
10645 | current_config->name, \ | |
10646 | current_config->alt_name, \ | |
10647 | pipe_config->name); \ | |
10648 | return false; \ | |
10649 | } | |
10650 | ||
1bd1bd80 DV |
10651 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
10652 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
6f02488e | 10653 | DRM_ERROR("mismatch in " #name "(" #mask ") " \ |
1bd1bd80 DV |
10654 | "(expected %i, found %i)\n", \ |
10655 | current_config->name & (mask), \ | |
10656 | pipe_config->name & (mask)); \ | |
10657 | return false; \ | |
10658 | } | |
10659 | ||
5e550656 VS |
10660 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
10661 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
10662 | DRM_ERROR("mismatch in " #name " " \ | |
10663 | "(expected %i, found %i)\n", \ | |
10664 | current_config->name, \ | |
10665 | pipe_config->name); \ | |
10666 | return false; \ | |
10667 | } | |
10668 | ||
bb760063 DV |
10669 | #define PIPE_CONF_QUIRK(quirk) \ |
10670 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
10671 | ||
eccb140b DV |
10672 | PIPE_CONF_CHECK_I(cpu_transcoder); |
10673 | ||
08a24034 DV |
10674 | PIPE_CONF_CHECK_I(has_pch_encoder); |
10675 | PIPE_CONF_CHECK_I(fdi_lanes); | |
72419203 DV |
10676 | PIPE_CONF_CHECK_I(fdi_m_n.gmch_m); |
10677 | PIPE_CONF_CHECK_I(fdi_m_n.gmch_n); | |
10678 | PIPE_CONF_CHECK_I(fdi_m_n.link_m); | |
10679 | PIPE_CONF_CHECK_I(fdi_m_n.link_n); | |
10680 | PIPE_CONF_CHECK_I(fdi_m_n.tu); | |
08a24034 | 10681 | |
eb14cb74 | 10682 | PIPE_CONF_CHECK_I(has_dp_encoder); |
b95af8be VK |
10683 | |
10684 | if (INTEL_INFO(dev)->gen < 8) { | |
10685 | PIPE_CONF_CHECK_I(dp_m_n.gmch_m); | |
10686 | PIPE_CONF_CHECK_I(dp_m_n.gmch_n); | |
10687 | PIPE_CONF_CHECK_I(dp_m_n.link_m); | |
10688 | PIPE_CONF_CHECK_I(dp_m_n.link_n); | |
10689 | PIPE_CONF_CHECK_I(dp_m_n.tu); | |
10690 | ||
10691 | if (current_config->has_drrs) { | |
10692 | PIPE_CONF_CHECK_I(dp_m2_n2.gmch_m); | |
10693 | PIPE_CONF_CHECK_I(dp_m2_n2.gmch_n); | |
10694 | PIPE_CONF_CHECK_I(dp_m2_n2.link_m); | |
10695 | PIPE_CONF_CHECK_I(dp_m2_n2.link_n); | |
10696 | PIPE_CONF_CHECK_I(dp_m2_n2.tu); | |
10697 | } | |
10698 | } else { | |
10699 | PIPE_CONF_CHECK_I_ALT(dp_m_n.gmch_m, dp_m2_n2.gmch_m); | |
10700 | PIPE_CONF_CHECK_I_ALT(dp_m_n.gmch_n, dp_m2_n2.gmch_n); | |
10701 | PIPE_CONF_CHECK_I_ALT(dp_m_n.link_m, dp_m2_n2.link_m); | |
10702 | PIPE_CONF_CHECK_I_ALT(dp_m_n.link_n, dp_m2_n2.link_n); | |
10703 | PIPE_CONF_CHECK_I_ALT(dp_m_n.tu, dp_m2_n2.tu); | |
10704 | } | |
eb14cb74 | 10705 | |
2d112de7 ACO |
10706 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay); |
10707 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal); | |
10708 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start); | |
10709 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end); | |
10710 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start); | |
10711 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end); | |
1bd1bd80 | 10712 | |
2d112de7 ACO |
10713 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay); |
10714 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal); | |
10715 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start); | |
10716 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end); | |
10717 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start); | |
10718 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end); | |
1bd1bd80 | 10719 | |
c93f54cf | 10720 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6897b4b5 | 10721 | PIPE_CONF_CHECK_I(has_hdmi_sink); |
b5a9fa09 DV |
10722 | if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) || |
10723 | IS_VALLEYVIEW(dev)) | |
10724 | PIPE_CONF_CHECK_I(limited_color_range); | |
e43823ec | 10725 | PIPE_CONF_CHECK_I(has_infoframe); |
6c49f241 | 10726 | |
9ed109a7 DV |
10727 | PIPE_CONF_CHECK_I(has_audio); |
10728 | ||
2d112de7 | 10729 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
1bd1bd80 DV |
10730 | DRM_MODE_FLAG_INTERLACE); |
10731 | ||
bb760063 | 10732 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
2d112de7 | 10733 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 10734 | DRM_MODE_FLAG_PHSYNC); |
2d112de7 | 10735 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 10736 | DRM_MODE_FLAG_NHSYNC); |
2d112de7 | 10737 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 10738 | DRM_MODE_FLAG_PVSYNC); |
2d112de7 | 10739 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 DV |
10740 | DRM_MODE_FLAG_NVSYNC); |
10741 | } | |
045ac3b5 | 10742 | |
37327abd VS |
10743 | PIPE_CONF_CHECK_I(pipe_src_w); |
10744 | PIPE_CONF_CHECK_I(pipe_src_h); | |
1bd1bd80 | 10745 | |
9953599b DV |
10746 | /* |
10747 | * FIXME: BIOS likes to set up a cloned config with lvds+external | |
10748 | * screen. Since we don't yet re-compute the pipe config when moving | |
10749 | * just the lvds port away to another pipe the sw tracking won't match. | |
10750 | * | |
10751 | * Proper atomic modesets with recomputed global state will fix this. | |
10752 | * Until then just don't check gmch state for inherited modes. | |
10753 | */ | |
10754 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_INHERITED_MODE)) { | |
10755 | PIPE_CONF_CHECK_I(gmch_pfit.control); | |
10756 | /* pfit ratios are autocomputed by the hw on gen4+ */ | |
10757 | if (INTEL_INFO(dev)->gen < 4) | |
10758 | PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios); | |
10759 | PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits); | |
10760 | } | |
10761 | ||
fd4daa9c CW |
10762 | PIPE_CONF_CHECK_I(pch_pfit.enabled); |
10763 | if (current_config->pch_pfit.enabled) { | |
10764 | PIPE_CONF_CHECK_I(pch_pfit.pos); | |
10765 | PIPE_CONF_CHECK_I(pch_pfit.size); | |
10766 | } | |
2fa2fe9a | 10767 | |
e59150dc JB |
10768 | /* BDW+ don't expose a synchronous way to read the state */ |
10769 | if (IS_HASWELL(dev)) | |
10770 | PIPE_CONF_CHECK_I(ips_enabled); | |
42db64ef | 10771 | |
282740f7 VS |
10772 | PIPE_CONF_CHECK_I(double_wide); |
10773 | ||
26804afd DV |
10774 | PIPE_CONF_CHECK_X(ddi_pll_sel); |
10775 | ||
c0d43d62 | 10776 | PIPE_CONF_CHECK_I(shared_dpll); |
66e985c0 | 10777 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 10778 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
10779 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
10780 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
d452c5b6 | 10781 | PIPE_CONF_CHECK_X(dpll_hw_state.wrpll); |
3f4cd19f DL |
10782 | PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1); |
10783 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); | |
10784 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); | |
c0d43d62 | 10785 | |
42571aef VS |
10786 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) |
10787 | PIPE_CONF_CHECK_I(pipe_bpp); | |
10788 | ||
2d112de7 | 10789 | PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock); |
a9a7e98a | 10790 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); |
5e550656 | 10791 | |
66e985c0 | 10792 | #undef PIPE_CONF_CHECK_X |
08a24034 | 10793 | #undef PIPE_CONF_CHECK_I |
b95af8be | 10794 | #undef PIPE_CONF_CHECK_I_ALT |
1bd1bd80 | 10795 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 10796 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 10797 | #undef PIPE_CONF_QUIRK |
88adfff1 | 10798 | |
0e8ffe1b DV |
10799 | return true; |
10800 | } | |
10801 | ||
08db6652 DL |
10802 | static void check_wm_state(struct drm_device *dev) |
10803 | { | |
10804 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10805 | struct skl_ddb_allocation hw_ddb, *sw_ddb; | |
10806 | struct intel_crtc *intel_crtc; | |
10807 | int plane; | |
10808 | ||
10809 | if (INTEL_INFO(dev)->gen < 9) | |
10810 | return; | |
10811 | ||
10812 | skl_ddb_get_hw_state(dev_priv, &hw_ddb); | |
10813 | sw_ddb = &dev_priv->wm.skl_hw.ddb; | |
10814 | ||
10815 | for_each_intel_crtc(dev, intel_crtc) { | |
10816 | struct skl_ddb_entry *hw_entry, *sw_entry; | |
10817 | const enum pipe pipe = intel_crtc->pipe; | |
10818 | ||
10819 | if (!intel_crtc->active) | |
10820 | continue; | |
10821 | ||
10822 | /* planes */ | |
dd740780 | 10823 | for_each_plane(dev_priv, pipe, plane) { |
08db6652 DL |
10824 | hw_entry = &hw_ddb.plane[pipe][plane]; |
10825 | sw_entry = &sw_ddb->plane[pipe][plane]; | |
10826 | ||
10827 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) | |
10828 | continue; | |
10829 | ||
10830 | DRM_ERROR("mismatch in DDB state pipe %c plane %d " | |
10831 | "(expected (%u,%u), found (%u,%u))\n", | |
10832 | pipe_name(pipe), plane + 1, | |
10833 | sw_entry->start, sw_entry->end, | |
10834 | hw_entry->start, hw_entry->end); | |
10835 | } | |
10836 | ||
10837 | /* cursor */ | |
10838 | hw_entry = &hw_ddb.cursor[pipe]; | |
10839 | sw_entry = &sw_ddb->cursor[pipe]; | |
10840 | ||
10841 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) | |
10842 | continue; | |
10843 | ||
10844 | DRM_ERROR("mismatch in DDB state pipe %c cursor " | |
10845 | "(expected (%u,%u), found (%u,%u))\n", | |
10846 | pipe_name(pipe), | |
10847 | sw_entry->start, sw_entry->end, | |
10848 | hw_entry->start, hw_entry->end); | |
10849 | } | |
10850 | } | |
10851 | ||
91d1b4bd DV |
10852 | static void |
10853 | check_connector_state(struct drm_device *dev) | |
8af6cf88 | 10854 | { |
8af6cf88 DV |
10855 | struct intel_connector *connector; |
10856 | ||
3a3371ff | 10857 | for_each_intel_connector(dev, connector) { |
8af6cf88 DV |
10858 | /* This also checks the encoder/connector hw state with the |
10859 | * ->get_hw_state callbacks. */ | |
10860 | intel_connector_check_state(connector); | |
10861 | ||
e2c719b7 | 10862 | I915_STATE_WARN(&connector->new_encoder->base != connector->base.encoder, |
8af6cf88 DV |
10863 | "connector's staged encoder doesn't match current encoder\n"); |
10864 | } | |
91d1b4bd DV |
10865 | } |
10866 | ||
10867 | static void | |
10868 | check_encoder_state(struct drm_device *dev) | |
10869 | { | |
10870 | struct intel_encoder *encoder; | |
10871 | struct intel_connector *connector; | |
8af6cf88 | 10872 | |
b2784e15 | 10873 | for_each_intel_encoder(dev, encoder) { |
8af6cf88 DV |
10874 | bool enabled = false; |
10875 | bool active = false; | |
10876 | enum pipe pipe, tracked_pipe; | |
10877 | ||
10878 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
10879 | encoder->base.base.id, | |
8e329a03 | 10880 | encoder->base.name); |
8af6cf88 | 10881 | |
e2c719b7 | 10882 | I915_STATE_WARN(&encoder->new_crtc->base != encoder->base.crtc, |
8af6cf88 | 10883 | "encoder's stage crtc doesn't match current crtc\n"); |
e2c719b7 | 10884 | I915_STATE_WARN(encoder->connectors_active && !encoder->base.crtc, |
8af6cf88 DV |
10885 | "encoder's active_connectors set, but no crtc\n"); |
10886 | ||
3a3371ff | 10887 | for_each_intel_connector(dev, connector) { |
8af6cf88 DV |
10888 | if (connector->base.encoder != &encoder->base) |
10889 | continue; | |
10890 | enabled = true; | |
10891 | if (connector->base.dpms != DRM_MODE_DPMS_OFF) | |
10892 | active = true; | |
10893 | } | |
0e32b39c DA |
10894 | /* |
10895 | * for MST connectors if we unplug the connector is gone | |
10896 | * away but the encoder is still connected to a crtc | |
10897 | * until a modeset happens in response to the hotplug. | |
10898 | */ | |
10899 | if (!enabled && encoder->base.encoder_type == DRM_MODE_ENCODER_DPMST) | |
10900 | continue; | |
10901 | ||
e2c719b7 | 10902 | I915_STATE_WARN(!!encoder->base.crtc != enabled, |
8af6cf88 DV |
10903 | "encoder's enabled state mismatch " |
10904 | "(expected %i, found %i)\n", | |
10905 | !!encoder->base.crtc, enabled); | |
e2c719b7 | 10906 | I915_STATE_WARN(active && !encoder->base.crtc, |
8af6cf88 DV |
10907 | "active encoder with no crtc\n"); |
10908 | ||
e2c719b7 | 10909 | I915_STATE_WARN(encoder->connectors_active != active, |
8af6cf88 DV |
10910 | "encoder's computed active state doesn't match tracked active state " |
10911 | "(expected %i, found %i)\n", active, encoder->connectors_active); | |
10912 | ||
10913 | active = encoder->get_hw_state(encoder, &pipe); | |
e2c719b7 | 10914 | I915_STATE_WARN(active != encoder->connectors_active, |
8af6cf88 DV |
10915 | "encoder's hw state doesn't match sw tracking " |
10916 | "(expected %i, found %i)\n", | |
10917 | encoder->connectors_active, active); | |
10918 | ||
10919 | if (!encoder->base.crtc) | |
10920 | continue; | |
10921 | ||
10922 | tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe; | |
e2c719b7 | 10923 | I915_STATE_WARN(active && pipe != tracked_pipe, |
8af6cf88 DV |
10924 | "active encoder's pipe doesn't match" |
10925 | "(expected %i, found %i)\n", | |
10926 | tracked_pipe, pipe); | |
10927 | ||
10928 | } | |
91d1b4bd DV |
10929 | } |
10930 | ||
10931 | static void | |
10932 | check_crtc_state(struct drm_device *dev) | |
10933 | { | |
fbee40df | 10934 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd DV |
10935 | struct intel_crtc *crtc; |
10936 | struct intel_encoder *encoder; | |
5cec258b | 10937 | struct intel_crtc_state pipe_config; |
8af6cf88 | 10938 | |
d3fcc808 | 10939 | for_each_intel_crtc(dev, crtc) { |
8af6cf88 DV |
10940 | bool enabled = false; |
10941 | bool active = false; | |
10942 | ||
045ac3b5 JB |
10943 | memset(&pipe_config, 0, sizeof(pipe_config)); |
10944 | ||
8af6cf88 DV |
10945 | DRM_DEBUG_KMS("[CRTC:%d]\n", |
10946 | crtc->base.base.id); | |
10947 | ||
83d65738 | 10948 | I915_STATE_WARN(crtc->active && !crtc->base.state->enable, |
8af6cf88 DV |
10949 | "active crtc, but not enabled in sw tracking\n"); |
10950 | ||
b2784e15 | 10951 | for_each_intel_encoder(dev, encoder) { |
8af6cf88 DV |
10952 | if (encoder->base.crtc != &crtc->base) |
10953 | continue; | |
10954 | enabled = true; | |
10955 | if (encoder->connectors_active) | |
10956 | active = true; | |
10957 | } | |
6c49f241 | 10958 | |
e2c719b7 | 10959 | I915_STATE_WARN(active != crtc->active, |
8af6cf88 DV |
10960 | "crtc's computed active state doesn't match tracked active state " |
10961 | "(expected %i, found %i)\n", active, crtc->active); | |
83d65738 | 10962 | I915_STATE_WARN(enabled != crtc->base.state->enable, |
8af6cf88 | 10963 | "crtc's computed enabled state doesn't match tracked enabled state " |
83d65738 MR |
10964 | "(expected %i, found %i)\n", enabled, |
10965 | crtc->base.state->enable); | |
8af6cf88 | 10966 | |
0e8ffe1b DV |
10967 | active = dev_priv->display.get_pipe_config(crtc, |
10968 | &pipe_config); | |
d62cf62a | 10969 | |
b6b5d049 VS |
10970 | /* hw state is inconsistent with the pipe quirk */ |
10971 | if ((crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
10972 | (crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
d62cf62a DV |
10973 | active = crtc->active; |
10974 | ||
b2784e15 | 10975 | for_each_intel_encoder(dev, encoder) { |
3eaba51c | 10976 | enum pipe pipe; |
6c49f241 DV |
10977 | if (encoder->base.crtc != &crtc->base) |
10978 | continue; | |
1d37b689 | 10979 | if (encoder->get_hw_state(encoder, &pipe)) |
6c49f241 DV |
10980 | encoder->get_config(encoder, &pipe_config); |
10981 | } | |
10982 | ||
e2c719b7 | 10983 | I915_STATE_WARN(crtc->active != active, |
0e8ffe1b DV |
10984 | "crtc active state doesn't match with hw state " |
10985 | "(expected %i, found %i)\n", crtc->active, active); | |
10986 | ||
c0b03411 | 10987 | if (active && |
6e3c9717 | 10988 | !intel_pipe_config_compare(dev, crtc->config, &pipe_config)) { |
e2c719b7 | 10989 | I915_STATE_WARN(1, "pipe state doesn't match!\n"); |
c0b03411 DV |
10990 | intel_dump_pipe_config(crtc, &pipe_config, |
10991 | "[hw state]"); | |
6e3c9717 | 10992 | intel_dump_pipe_config(crtc, crtc->config, |
c0b03411 DV |
10993 | "[sw state]"); |
10994 | } | |
8af6cf88 DV |
10995 | } |
10996 | } | |
10997 | ||
91d1b4bd DV |
10998 | static void |
10999 | check_shared_dpll_state(struct drm_device *dev) | |
11000 | { | |
fbee40df | 11001 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd DV |
11002 | struct intel_crtc *crtc; |
11003 | struct intel_dpll_hw_state dpll_hw_state; | |
11004 | int i; | |
5358901f DV |
11005 | |
11006 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
11007 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
11008 | int enabled_crtcs = 0, active_crtcs = 0; | |
11009 | bool active; | |
11010 | ||
11011 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); | |
11012 | ||
11013 | DRM_DEBUG_KMS("%s\n", pll->name); | |
11014 | ||
11015 | active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state); | |
11016 | ||
e2c719b7 | 11017 | I915_STATE_WARN(pll->active > hweight32(pll->config.crtc_mask), |
5358901f | 11018 | "more active pll users than references: %i vs %i\n", |
3e369b76 | 11019 | pll->active, hweight32(pll->config.crtc_mask)); |
e2c719b7 | 11020 | I915_STATE_WARN(pll->active && !pll->on, |
5358901f | 11021 | "pll in active use but not on in sw tracking\n"); |
e2c719b7 | 11022 | I915_STATE_WARN(pll->on && !pll->active, |
35c95375 | 11023 | "pll in on but not on in use in sw tracking\n"); |
e2c719b7 | 11024 | I915_STATE_WARN(pll->on != active, |
5358901f DV |
11025 | "pll on state mismatch (expected %i, found %i)\n", |
11026 | pll->on, active); | |
11027 | ||
d3fcc808 | 11028 | for_each_intel_crtc(dev, crtc) { |
83d65738 | 11029 | if (crtc->base.state->enable && intel_crtc_to_shared_dpll(crtc) == pll) |
5358901f DV |
11030 | enabled_crtcs++; |
11031 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
11032 | active_crtcs++; | |
11033 | } | |
e2c719b7 | 11034 | I915_STATE_WARN(pll->active != active_crtcs, |
5358901f DV |
11035 | "pll active crtcs mismatch (expected %i, found %i)\n", |
11036 | pll->active, active_crtcs); | |
e2c719b7 | 11037 | I915_STATE_WARN(hweight32(pll->config.crtc_mask) != enabled_crtcs, |
5358901f | 11038 | "pll enabled crtcs mismatch (expected %i, found %i)\n", |
3e369b76 | 11039 | hweight32(pll->config.crtc_mask), enabled_crtcs); |
66e985c0 | 11040 | |
e2c719b7 | 11041 | I915_STATE_WARN(pll->on && memcmp(&pll->config.hw_state, &dpll_hw_state, |
66e985c0 DV |
11042 | sizeof(dpll_hw_state)), |
11043 | "pll hw state mismatch\n"); | |
5358901f | 11044 | } |
8af6cf88 DV |
11045 | } |
11046 | ||
91d1b4bd DV |
11047 | void |
11048 | intel_modeset_check_state(struct drm_device *dev) | |
11049 | { | |
08db6652 | 11050 | check_wm_state(dev); |
91d1b4bd DV |
11051 | check_connector_state(dev); |
11052 | check_encoder_state(dev); | |
11053 | check_crtc_state(dev); | |
11054 | check_shared_dpll_state(dev); | |
11055 | } | |
11056 | ||
5cec258b | 11057 | void ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config, |
18442d08 VS |
11058 | int dotclock) |
11059 | { | |
11060 | /* | |
11061 | * FDI already provided one idea for the dotclock. | |
11062 | * Yell if the encoder disagrees. | |
11063 | */ | |
2d112de7 | 11064 | WARN(!intel_fuzzy_clock_check(pipe_config->base.adjusted_mode.crtc_clock, dotclock), |
18442d08 | 11065 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", |
2d112de7 | 11066 | pipe_config->base.adjusted_mode.crtc_clock, dotclock); |
18442d08 VS |
11067 | } |
11068 | ||
80715b2f VS |
11069 | static void update_scanline_offset(struct intel_crtc *crtc) |
11070 | { | |
11071 | struct drm_device *dev = crtc->base.dev; | |
11072 | ||
11073 | /* | |
11074 | * The scanline counter increments at the leading edge of hsync. | |
11075 | * | |
11076 | * On most platforms it starts counting from vtotal-1 on the | |
11077 | * first active line. That means the scanline counter value is | |
11078 | * always one less than what we would expect. Ie. just after | |
11079 | * start of vblank, which also occurs at start of hsync (on the | |
11080 | * last active line), the scanline counter will read vblank_start-1. | |
11081 | * | |
11082 | * On gen2 the scanline counter starts counting from 1 instead | |
11083 | * of vtotal-1, so we have to subtract one (or rather add vtotal-1 | |
11084 | * to keep the value positive), instead of adding one. | |
11085 | * | |
11086 | * On HSW+ the behaviour of the scanline counter depends on the output | |
11087 | * type. For DP ports it behaves like most other platforms, but on HDMI | |
11088 | * there's an extra 1 line difference. So we need to add two instead of | |
11089 | * one to the value. | |
11090 | */ | |
11091 | if (IS_GEN2(dev)) { | |
6e3c9717 | 11092 | const struct drm_display_mode *mode = &crtc->config->base.adjusted_mode; |
80715b2f VS |
11093 | int vtotal; |
11094 | ||
11095 | vtotal = mode->crtc_vtotal; | |
11096 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
11097 | vtotal /= 2; | |
11098 | ||
11099 | crtc->scanline_offset = vtotal - 1; | |
11100 | } else if (HAS_DDI(dev) && | |
409ee761 | 11101 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) { |
80715b2f VS |
11102 | crtc->scanline_offset = 2; |
11103 | } else | |
11104 | crtc->scanline_offset = 1; | |
11105 | } | |
11106 | ||
5cec258b | 11107 | static struct intel_crtc_state * |
7f27126e JB |
11108 | intel_modeset_compute_config(struct drm_crtc *crtc, |
11109 | struct drm_display_mode *mode, | |
11110 | struct drm_framebuffer *fb, | |
11111 | unsigned *modeset_pipes, | |
11112 | unsigned *prepare_pipes, | |
11113 | unsigned *disable_pipes) | |
11114 | { | |
5cec258b | 11115 | struct intel_crtc_state *pipe_config = NULL; |
7f27126e JB |
11116 | |
11117 | intel_modeset_affected_pipes(crtc, modeset_pipes, | |
11118 | prepare_pipes, disable_pipes); | |
11119 | ||
11120 | if ((*modeset_pipes) == 0) | |
11121 | goto out; | |
11122 | ||
11123 | /* | |
11124 | * Note this needs changes when we start tracking multiple modes | |
11125 | * and crtcs. At that point we'll need to compute the whole config | |
11126 | * (i.e. one pipe_config for each crtc) rather than just the one | |
11127 | * for this crtc. | |
11128 | */ | |
11129 | pipe_config = intel_modeset_pipe_config(crtc, fb, mode); | |
11130 | if (IS_ERR(pipe_config)) { | |
11131 | goto out; | |
11132 | } | |
11133 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, | |
11134 | "[modeset]"); | |
7f27126e JB |
11135 | |
11136 | out: | |
11137 | return pipe_config; | |
11138 | } | |
11139 | ||
ed6739ef ACO |
11140 | static int __intel_set_mode_setup_plls(struct drm_device *dev, |
11141 | unsigned modeset_pipes, | |
11142 | unsigned disable_pipes) | |
11143 | { | |
11144 | struct drm_i915_private *dev_priv = to_i915(dev); | |
11145 | unsigned clear_pipes = modeset_pipes | disable_pipes; | |
11146 | struct intel_crtc *intel_crtc; | |
11147 | int ret = 0; | |
11148 | ||
11149 | if (!dev_priv->display.crtc_compute_clock) | |
11150 | return 0; | |
11151 | ||
11152 | ret = intel_shared_dpll_start_config(dev_priv, clear_pipes); | |
11153 | if (ret) | |
11154 | goto done; | |
11155 | ||
11156 | for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) { | |
11157 | struct intel_crtc_state *state = intel_crtc->new_config; | |
11158 | ret = dev_priv->display.crtc_compute_clock(intel_crtc, | |
11159 | state); | |
11160 | if (ret) { | |
11161 | intel_shared_dpll_abort_config(dev_priv); | |
11162 | goto done; | |
11163 | } | |
11164 | } | |
11165 | ||
11166 | done: | |
11167 | return ret; | |
11168 | } | |
11169 | ||
f30da187 DV |
11170 | static int __intel_set_mode(struct drm_crtc *crtc, |
11171 | struct drm_display_mode *mode, | |
7f27126e | 11172 | int x, int y, struct drm_framebuffer *fb, |
5cec258b | 11173 | struct intel_crtc_state *pipe_config, |
7f27126e JB |
11174 | unsigned modeset_pipes, |
11175 | unsigned prepare_pipes, | |
11176 | unsigned disable_pipes) | |
a6778b3c DV |
11177 | { |
11178 | struct drm_device *dev = crtc->dev; | |
fbee40df | 11179 | struct drm_i915_private *dev_priv = dev->dev_private; |
4b4b9238 | 11180 | struct drm_display_mode *saved_mode; |
25c5b266 | 11181 | struct intel_crtc *intel_crtc; |
c0c36b94 | 11182 | int ret = 0; |
a6778b3c | 11183 | |
4b4b9238 | 11184 | saved_mode = kmalloc(sizeof(*saved_mode), GFP_KERNEL); |
c0c36b94 CW |
11185 | if (!saved_mode) |
11186 | return -ENOMEM; | |
a6778b3c | 11187 | |
3ac18232 | 11188 | *saved_mode = crtc->mode; |
a6778b3c | 11189 | |
b9950a13 VS |
11190 | if (modeset_pipes) |
11191 | to_intel_crtc(crtc)->new_config = pipe_config; | |
11192 | ||
30a970c6 JB |
11193 | /* |
11194 | * See if the config requires any additional preparation, e.g. | |
11195 | * to adjust global state with pipes off. We need to do this | |
11196 | * here so we can get the modeset_pipe updated config for the new | |
11197 | * mode set on this crtc. For other crtcs we need to use the | |
11198 | * adjusted_mode bits in the crtc directly. | |
11199 | */ | |
c164f833 | 11200 | if (IS_VALLEYVIEW(dev)) { |
2f2d7aa1 | 11201 | valleyview_modeset_global_pipes(dev, &prepare_pipes); |
30a970c6 | 11202 | |
c164f833 VS |
11203 | /* may have added more to prepare_pipes than we should */ |
11204 | prepare_pipes &= ~disable_pipes; | |
11205 | } | |
11206 | ||
ed6739ef ACO |
11207 | ret = __intel_set_mode_setup_plls(dev, modeset_pipes, disable_pipes); |
11208 | if (ret) | |
11209 | goto done; | |
8bd31e67 | 11210 | |
460da916 DV |
11211 | for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc) |
11212 | intel_crtc_disable(&intel_crtc->base); | |
11213 | ||
ea9d758d | 11214 | for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) { |
83d65738 | 11215 | if (intel_crtc->base.state->enable) |
ea9d758d DV |
11216 | dev_priv->display.crtc_disable(&intel_crtc->base); |
11217 | } | |
a6778b3c | 11218 | |
6c4c86f5 DV |
11219 | /* crtc->mode is already used by the ->mode_set callbacks, hence we need |
11220 | * to set it here already despite that we pass it down the callchain. | |
7f27126e JB |
11221 | * |
11222 | * Note we'll need to fix this up when we start tracking multiple | |
11223 | * pipes; here we assume a single modeset_pipe and only track the | |
11224 | * single crtc and mode. | |
f6e5b160 | 11225 | */ |
b8cecdf5 | 11226 | if (modeset_pipes) { |
25c5b266 | 11227 | crtc->mode = *mode; |
b8cecdf5 DV |
11228 | /* mode_set/enable/disable functions rely on a correct pipe |
11229 | * config. */ | |
f5de6e07 | 11230 | intel_crtc_set_state(to_intel_crtc(crtc), pipe_config); |
c326c0a9 VS |
11231 | |
11232 | /* | |
11233 | * Calculate and store various constants which | |
11234 | * are later needed by vblank and swap-completion | |
11235 | * timestamping. They are derived from true hwmode. | |
11236 | */ | |
11237 | drm_calc_timestamping_constants(crtc, | |
2d112de7 | 11238 | &pipe_config->base.adjusted_mode); |
b8cecdf5 | 11239 | } |
7758a113 | 11240 | |
ea9d758d DV |
11241 | /* Only after disabling all output pipelines that will be changed can we |
11242 | * update the the output configuration. */ | |
11243 | intel_modeset_update_state(dev, prepare_pipes); | |
f6e5b160 | 11244 | |
50f6e502 | 11245 | modeset_update_crtc_power_domains(dev); |
47fab737 | 11246 | |
a6778b3c DV |
11247 | /* Set up the DPLL and any encoders state that needs to adjust or depend |
11248 | * on the DPLL. | |
f6e5b160 | 11249 | */ |
25c5b266 | 11250 | for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) { |
455a6808 GP |
11251 | struct drm_plane *primary = intel_crtc->base.primary; |
11252 | int vdisplay, hdisplay; | |
4c10794f | 11253 | |
455a6808 GP |
11254 | drm_crtc_get_hv_timing(mode, &hdisplay, &vdisplay); |
11255 | ret = primary->funcs->update_plane(primary, &intel_crtc->base, | |
11256 | fb, 0, 0, | |
11257 | hdisplay, vdisplay, | |
11258 | x << 16, y << 16, | |
11259 | hdisplay << 16, vdisplay << 16); | |
a6778b3c DV |
11260 | } |
11261 | ||
11262 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ | |
80715b2f VS |
11263 | for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) { |
11264 | update_scanline_offset(intel_crtc); | |
11265 | ||
25c5b266 | 11266 | dev_priv->display.crtc_enable(&intel_crtc->base); |
80715b2f | 11267 | } |
a6778b3c | 11268 | |
a6778b3c DV |
11269 | /* FIXME: add subpixel order */ |
11270 | done: | |
83d65738 | 11271 | if (ret && crtc->state->enable) |
3ac18232 | 11272 | crtc->mode = *saved_mode; |
a6778b3c | 11273 | |
3ac18232 | 11274 | kfree(saved_mode); |
a6778b3c | 11275 | return ret; |
f6e5b160 CW |
11276 | } |
11277 | ||
7f27126e JB |
11278 | static int intel_set_mode_pipes(struct drm_crtc *crtc, |
11279 | struct drm_display_mode *mode, | |
11280 | int x, int y, struct drm_framebuffer *fb, | |
5cec258b | 11281 | struct intel_crtc_state *pipe_config, |
7f27126e JB |
11282 | unsigned modeset_pipes, |
11283 | unsigned prepare_pipes, | |
11284 | unsigned disable_pipes) | |
f30da187 DV |
11285 | { |
11286 | int ret; | |
11287 | ||
7f27126e JB |
11288 | ret = __intel_set_mode(crtc, mode, x, y, fb, pipe_config, modeset_pipes, |
11289 | prepare_pipes, disable_pipes); | |
f30da187 DV |
11290 | |
11291 | if (ret == 0) | |
11292 | intel_modeset_check_state(crtc->dev); | |
11293 | ||
11294 | return ret; | |
11295 | } | |
11296 | ||
7f27126e JB |
11297 | static int intel_set_mode(struct drm_crtc *crtc, |
11298 | struct drm_display_mode *mode, | |
11299 | int x, int y, struct drm_framebuffer *fb) | |
11300 | { | |
5cec258b | 11301 | struct intel_crtc_state *pipe_config; |
7f27126e JB |
11302 | unsigned modeset_pipes, prepare_pipes, disable_pipes; |
11303 | ||
11304 | pipe_config = intel_modeset_compute_config(crtc, mode, fb, | |
11305 | &modeset_pipes, | |
11306 | &prepare_pipes, | |
11307 | &disable_pipes); | |
11308 | ||
11309 | if (IS_ERR(pipe_config)) | |
11310 | return PTR_ERR(pipe_config); | |
11311 | ||
11312 | return intel_set_mode_pipes(crtc, mode, x, y, fb, pipe_config, | |
11313 | modeset_pipes, prepare_pipes, | |
11314 | disable_pipes); | |
11315 | } | |
11316 | ||
c0c36b94 CW |
11317 | void intel_crtc_restore_mode(struct drm_crtc *crtc) |
11318 | { | |
f4510a27 | 11319 | intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->primary->fb); |
c0c36b94 CW |
11320 | } |
11321 | ||
25c5b266 DV |
11322 | #undef for_each_intel_crtc_masked |
11323 | ||
d9e55608 DV |
11324 | static void intel_set_config_free(struct intel_set_config *config) |
11325 | { | |
11326 | if (!config) | |
11327 | return; | |
11328 | ||
1aa4b628 DV |
11329 | kfree(config->save_connector_encoders); |
11330 | kfree(config->save_encoder_crtcs); | |
7668851f | 11331 | kfree(config->save_crtc_enabled); |
d9e55608 DV |
11332 | kfree(config); |
11333 | } | |
11334 | ||
85f9eb71 DV |
11335 | static int intel_set_config_save_state(struct drm_device *dev, |
11336 | struct intel_set_config *config) | |
11337 | { | |
7668851f | 11338 | struct drm_crtc *crtc; |
85f9eb71 DV |
11339 | struct drm_encoder *encoder; |
11340 | struct drm_connector *connector; | |
11341 | int count; | |
11342 | ||
7668851f VS |
11343 | config->save_crtc_enabled = |
11344 | kcalloc(dev->mode_config.num_crtc, | |
11345 | sizeof(bool), GFP_KERNEL); | |
11346 | if (!config->save_crtc_enabled) | |
11347 | return -ENOMEM; | |
11348 | ||
1aa4b628 DV |
11349 | config->save_encoder_crtcs = |
11350 | kcalloc(dev->mode_config.num_encoder, | |
11351 | sizeof(struct drm_crtc *), GFP_KERNEL); | |
11352 | if (!config->save_encoder_crtcs) | |
85f9eb71 DV |
11353 | return -ENOMEM; |
11354 | ||
1aa4b628 DV |
11355 | config->save_connector_encoders = |
11356 | kcalloc(dev->mode_config.num_connector, | |
11357 | sizeof(struct drm_encoder *), GFP_KERNEL); | |
11358 | if (!config->save_connector_encoders) | |
85f9eb71 DV |
11359 | return -ENOMEM; |
11360 | ||
11361 | /* Copy data. Note that driver private data is not affected. | |
11362 | * Should anything bad happen only the expected state is | |
11363 | * restored, not the drivers personal bookkeeping. | |
11364 | */ | |
7668851f | 11365 | count = 0; |
70e1e0ec | 11366 | for_each_crtc(dev, crtc) { |
83d65738 | 11367 | config->save_crtc_enabled[count++] = crtc->state->enable; |
7668851f VS |
11368 | } |
11369 | ||
85f9eb71 DV |
11370 | count = 0; |
11371 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
1aa4b628 | 11372 | config->save_encoder_crtcs[count++] = encoder->crtc; |
85f9eb71 DV |
11373 | } |
11374 | ||
11375 | count = 0; | |
11376 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
1aa4b628 | 11377 | config->save_connector_encoders[count++] = connector->encoder; |
85f9eb71 DV |
11378 | } |
11379 | ||
11380 | return 0; | |
11381 | } | |
11382 | ||
11383 | static void intel_set_config_restore_state(struct drm_device *dev, | |
11384 | struct intel_set_config *config) | |
11385 | { | |
7668851f | 11386 | struct intel_crtc *crtc; |
9a935856 DV |
11387 | struct intel_encoder *encoder; |
11388 | struct intel_connector *connector; | |
85f9eb71 DV |
11389 | int count; |
11390 | ||
7668851f | 11391 | count = 0; |
d3fcc808 | 11392 | for_each_intel_crtc(dev, crtc) { |
7668851f | 11393 | crtc->new_enabled = config->save_crtc_enabled[count++]; |
7bd0a8e7 VS |
11394 | |
11395 | if (crtc->new_enabled) | |
6e3c9717 | 11396 | crtc->new_config = crtc->config; |
7bd0a8e7 VS |
11397 | else |
11398 | crtc->new_config = NULL; | |
7668851f VS |
11399 | } |
11400 | ||
85f9eb71 | 11401 | count = 0; |
b2784e15 | 11402 | for_each_intel_encoder(dev, encoder) { |
9a935856 DV |
11403 | encoder->new_crtc = |
11404 | to_intel_crtc(config->save_encoder_crtcs[count++]); | |
85f9eb71 DV |
11405 | } |
11406 | ||
11407 | count = 0; | |
3a3371ff | 11408 | for_each_intel_connector(dev, connector) { |
9a935856 DV |
11409 | connector->new_encoder = |
11410 | to_intel_encoder(config->save_connector_encoders[count++]); | |
85f9eb71 DV |
11411 | } |
11412 | } | |
11413 | ||
e3de42b6 | 11414 | static bool |
2e57f47d | 11415 | is_crtc_connector_off(struct drm_mode_set *set) |
e3de42b6 ID |
11416 | { |
11417 | int i; | |
11418 | ||
2e57f47d CW |
11419 | if (set->num_connectors == 0) |
11420 | return false; | |
11421 | ||
11422 | if (WARN_ON(set->connectors == NULL)) | |
11423 | return false; | |
11424 | ||
11425 | for (i = 0; i < set->num_connectors; i++) | |
11426 | if (set->connectors[i]->encoder && | |
11427 | set->connectors[i]->encoder->crtc == set->crtc && | |
11428 | set->connectors[i]->dpms != DRM_MODE_DPMS_ON) | |
e3de42b6 ID |
11429 | return true; |
11430 | ||
11431 | return false; | |
11432 | } | |
11433 | ||
5e2b584e DV |
11434 | static void |
11435 | intel_set_config_compute_mode_changes(struct drm_mode_set *set, | |
11436 | struct intel_set_config *config) | |
11437 | { | |
11438 | ||
11439 | /* We should be able to check here if the fb has the same properties | |
11440 | * and then just flip_or_move it */ | |
2e57f47d CW |
11441 | if (is_crtc_connector_off(set)) { |
11442 | config->mode_changed = true; | |
f4510a27 | 11443 | } else if (set->crtc->primary->fb != set->fb) { |
3b150f08 MR |
11444 | /* |
11445 | * If we have no fb, we can only flip as long as the crtc is | |
11446 | * active, otherwise we need a full mode set. The crtc may | |
11447 | * be active if we've only disabled the primary plane, or | |
11448 | * in fastboot situations. | |
11449 | */ | |
f4510a27 | 11450 | if (set->crtc->primary->fb == NULL) { |
319d9827 JB |
11451 | struct intel_crtc *intel_crtc = |
11452 | to_intel_crtc(set->crtc); | |
11453 | ||
3b150f08 | 11454 | if (intel_crtc->active) { |
319d9827 JB |
11455 | DRM_DEBUG_KMS("crtc has no fb, will flip\n"); |
11456 | config->fb_changed = true; | |
11457 | } else { | |
11458 | DRM_DEBUG_KMS("inactive crtc, full mode set\n"); | |
11459 | config->mode_changed = true; | |
11460 | } | |
5e2b584e DV |
11461 | } else if (set->fb == NULL) { |
11462 | config->mode_changed = true; | |
72f4901e | 11463 | } else if (set->fb->pixel_format != |
f4510a27 | 11464 | set->crtc->primary->fb->pixel_format) { |
5e2b584e | 11465 | config->mode_changed = true; |
e3de42b6 | 11466 | } else { |
5e2b584e | 11467 | config->fb_changed = true; |
e3de42b6 | 11468 | } |
5e2b584e DV |
11469 | } |
11470 | ||
835c5873 | 11471 | if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y)) |
5e2b584e DV |
11472 | config->fb_changed = true; |
11473 | ||
11474 | if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) { | |
11475 | DRM_DEBUG_KMS("modes are different, full mode set\n"); | |
11476 | drm_mode_debug_printmodeline(&set->crtc->mode); | |
11477 | drm_mode_debug_printmodeline(set->mode); | |
11478 | config->mode_changed = true; | |
11479 | } | |
a1d95703 CW |
11480 | |
11481 | DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n", | |
11482 | set->crtc->base.id, config->mode_changed, config->fb_changed); | |
5e2b584e DV |
11483 | } |
11484 | ||
2e431051 | 11485 | static int |
9a935856 DV |
11486 | intel_modeset_stage_output_state(struct drm_device *dev, |
11487 | struct drm_mode_set *set, | |
11488 | struct intel_set_config *config) | |
50f56119 | 11489 | { |
9a935856 DV |
11490 | struct intel_connector *connector; |
11491 | struct intel_encoder *encoder; | |
7668851f | 11492 | struct intel_crtc *crtc; |
f3f08572 | 11493 | int ro; |
50f56119 | 11494 | |
9abdda74 | 11495 | /* The upper layers ensure that we either disable a crtc or have a list |
9a935856 DV |
11496 | * of connectors. For paranoia, double-check this. */ |
11497 | WARN_ON(!set->fb && (set->num_connectors != 0)); | |
11498 | WARN_ON(set->fb && (set->num_connectors == 0)); | |
11499 | ||
3a3371ff | 11500 | for_each_intel_connector(dev, connector) { |
9a935856 DV |
11501 | /* Otherwise traverse passed in connector list and get encoders |
11502 | * for them. */ | |
50f56119 | 11503 | for (ro = 0; ro < set->num_connectors; ro++) { |
9a935856 | 11504 | if (set->connectors[ro] == &connector->base) { |
0e32b39c | 11505 | connector->new_encoder = intel_find_encoder(connector, to_intel_crtc(set->crtc)->pipe); |
50f56119 DV |
11506 | break; |
11507 | } | |
11508 | } | |
11509 | ||
9a935856 DV |
11510 | /* If we disable the crtc, disable all its connectors. Also, if |
11511 | * the connector is on the changing crtc but not on the new | |
11512 | * connector list, disable it. */ | |
11513 | if ((!set->fb || ro == set->num_connectors) && | |
11514 | connector->base.encoder && | |
11515 | connector->base.encoder->crtc == set->crtc) { | |
11516 | connector->new_encoder = NULL; | |
11517 | ||
11518 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n", | |
11519 | connector->base.base.id, | |
c23cc417 | 11520 | connector->base.name); |
9a935856 DV |
11521 | } |
11522 | ||
11523 | ||
11524 | if (&connector->new_encoder->base != connector->base.encoder) { | |
10634189 ACO |
11525 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] encoder changed, full mode switch\n", |
11526 | connector->base.base.id, | |
11527 | connector->base.name); | |
5e2b584e | 11528 | config->mode_changed = true; |
50f56119 DV |
11529 | } |
11530 | } | |
9a935856 | 11531 | /* connector->new_encoder is now updated for all connectors. */ |
50f56119 | 11532 | |
9a935856 | 11533 | /* Update crtc of enabled connectors. */ |
3a3371ff | 11534 | for_each_intel_connector(dev, connector) { |
7668851f VS |
11535 | struct drm_crtc *new_crtc; |
11536 | ||
9a935856 | 11537 | if (!connector->new_encoder) |
50f56119 DV |
11538 | continue; |
11539 | ||
9a935856 | 11540 | new_crtc = connector->new_encoder->base.crtc; |
50f56119 DV |
11541 | |
11542 | for (ro = 0; ro < set->num_connectors; ro++) { | |
9a935856 | 11543 | if (set->connectors[ro] == &connector->base) |
50f56119 DV |
11544 | new_crtc = set->crtc; |
11545 | } | |
11546 | ||
11547 | /* Make sure the new CRTC will work with the encoder */ | |
14509916 TR |
11548 | if (!drm_encoder_crtc_ok(&connector->new_encoder->base, |
11549 | new_crtc)) { | |
5e2b584e | 11550 | return -EINVAL; |
50f56119 | 11551 | } |
0e32b39c | 11552 | connector->new_encoder->new_crtc = to_intel_crtc(new_crtc); |
9a935856 DV |
11553 | |
11554 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n", | |
11555 | connector->base.base.id, | |
c23cc417 | 11556 | connector->base.name, |
9a935856 DV |
11557 | new_crtc->base.id); |
11558 | } | |
11559 | ||
11560 | /* Check for any encoders that needs to be disabled. */ | |
b2784e15 | 11561 | for_each_intel_encoder(dev, encoder) { |
5a65f358 | 11562 | int num_connectors = 0; |
3a3371ff | 11563 | for_each_intel_connector(dev, connector) { |
9a935856 DV |
11564 | if (connector->new_encoder == encoder) { |
11565 | WARN_ON(!connector->new_encoder->new_crtc); | |
5a65f358 | 11566 | num_connectors++; |
9a935856 DV |
11567 | } |
11568 | } | |
5a65f358 PZ |
11569 | |
11570 | if (num_connectors == 0) | |
11571 | encoder->new_crtc = NULL; | |
11572 | else if (num_connectors > 1) | |
11573 | return -EINVAL; | |
11574 | ||
9a935856 DV |
11575 | /* Only now check for crtc changes so we don't miss encoders |
11576 | * that will be disabled. */ | |
11577 | if (&encoder->new_crtc->base != encoder->base.crtc) { | |
10634189 ACO |
11578 | DRM_DEBUG_KMS("[ENCODER:%d:%s] crtc changed, full mode switch\n", |
11579 | encoder->base.base.id, | |
11580 | encoder->base.name); | |
5e2b584e | 11581 | config->mode_changed = true; |
50f56119 DV |
11582 | } |
11583 | } | |
9a935856 | 11584 | /* Now we've also updated encoder->new_crtc for all encoders. */ |
3a3371ff | 11585 | for_each_intel_connector(dev, connector) { |
0e32b39c DA |
11586 | if (connector->new_encoder) |
11587 | if (connector->new_encoder != connector->encoder) | |
11588 | connector->encoder = connector->new_encoder; | |
11589 | } | |
d3fcc808 | 11590 | for_each_intel_crtc(dev, crtc) { |
7668851f VS |
11591 | crtc->new_enabled = false; |
11592 | ||
b2784e15 | 11593 | for_each_intel_encoder(dev, encoder) { |
7668851f VS |
11594 | if (encoder->new_crtc == crtc) { |
11595 | crtc->new_enabled = true; | |
11596 | break; | |
11597 | } | |
11598 | } | |
11599 | ||
83d65738 | 11600 | if (crtc->new_enabled != crtc->base.state->enable) { |
10634189 ACO |
11601 | DRM_DEBUG_KMS("[CRTC:%d] %sabled, full mode switch\n", |
11602 | crtc->base.base.id, | |
7668851f VS |
11603 | crtc->new_enabled ? "en" : "dis"); |
11604 | config->mode_changed = true; | |
11605 | } | |
7bd0a8e7 VS |
11606 | |
11607 | if (crtc->new_enabled) | |
6e3c9717 | 11608 | crtc->new_config = crtc->config; |
7bd0a8e7 VS |
11609 | else |
11610 | crtc->new_config = NULL; | |
7668851f VS |
11611 | } |
11612 | ||
2e431051 DV |
11613 | return 0; |
11614 | } | |
11615 | ||
7d00a1f5 VS |
11616 | static void disable_crtc_nofb(struct intel_crtc *crtc) |
11617 | { | |
11618 | struct drm_device *dev = crtc->base.dev; | |
11619 | struct intel_encoder *encoder; | |
11620 | struct intel_connector *connector; | |
11621 | ||
11622 | DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n", | |
11623 | pipe_name(crtc->pipe)); | |
11624 | ||
3a3371ff | 11625 | for_each_intel_connector(dev, connector) { |
7d00a1f5 VS |
11626 | if (connector->new_encoder && |
11627 | connector->new_encoder->new_crtc == crtc) | |
11628 | connector->new_encoder = NULL; | |
11629 | } | |
11630 | ||
b2784e15 | 11631 | for_each_intel_encoder(dev, encoder) { |
7d00a1f5 VS |
11632 | if (encoder->new_crtc == crtc) |
11633 | encoder->new_crtc = NULL; | |
11634 | } | |
11635 | ||
11636 | crtc->new_enabled = false; | |
7bd0a8e7 | 11637 | crtc->new_config = NULL; |
7d00a1f5 VS |
11638 | } |
11639 | ||
2e431051 DV |
11640 | static int intel_crtc_set_config(struct drm_mode_set *set) |
11641 | { | |
11642 | struct drm_device *dev; | |
2e431051 DV |
11643 | struct drm_mode_set save_set; |
11644 | struct intel_set_config *config; | |
5cec258b | 11645 | struct intel_crtc_state *pipe_config; |
50f52756 | 11646 | unsigned modeset_pipes, prepare_pipes, disable_pipes; |
2e431051 | 11647 | int ret; |
2e431051 | 11648 | |
8d3e375e DV |
11649 | BUG_ON(!set); |
11650 | BUG_ON(!set->crtc); | |
11651 | BUG_ON(!set->crtc->helper_private); | |
2e431051 | 11652 | |
7e53f3a4 DV |
11653 | /* Enforce sane interface api - has been abused by the fb helper. */ |
11654 | BUG_ON(!set->mode && set->fb); | |
11655 | BUG_ON(set->fb && set->num_connectors == 0); | |
431e50f7 | 11656 | |
2e431051 DV |
11657 | if (set->fb) { |
11658 | DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n", | |
11659 | set->crtc->base.id, set->fb->base.id, | |
11660 | (int)set->num_connectors, set->x, set->y); | |
11661 | } else { | |
11662 | DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id); | |
2e431051 DV |
11663 | } |
11664 | ||
11665 | dev = set->crtc->dev; | |
11666 | ||
11667 | ret = -ENOMEM; | |
11668 | config = kzalloc(sizeof(*config), GFP_KERNEL); | |
11669 | if (!config) | |
11670 | goto out_config; | |
11671 | ||
11672 | ret = intel_set_config_save_state(dev, config); | |
11673 | if (ret) | |
11674 | goto out_config; | |
11675 | ||
11676 | save_set.crtc = set->crtc; | |
11677 | save_set.mode = &set->crtc->mode; | |
11678 | save_set.x = set->crtc->x; | |
11679 | save_set.y = set->crtc->y; | |
f4510a27 | 11680 | save_set.fb = set->crtc->primary->fb; |
2e431051 DV |
11681 | |
11682 | /* Compute whether we need a full modeset, only an fb base update or no | |
11683 | * change at all. In the future we might also check whether only the | |
11684 | * mode changed, e.g. for LVDS where we only change the panel fitter in | |
11685 | * such cases. */ | |
11686 | intel_set_config_compute_mode_changes(set, config); | |
11687 | ||
9a935856 | 11688 | ret = intel_modeset_stage_output_state(dev, set, config); |
2e431051 DV |
11689 | if (ret) |
11690 | goto fail; | |
11691 | ||
50f52756 JB |
11692 | pipe_config = intel_modeset_compute_config(set->crtc, set->mode, |
11693 | set->fb, | |
11694 | &modeset_pipes, | |
11695 | &prepare_pipes, | |
11696 | &disable_pipes); | |
20664591 | 11697 | if (IS_ERR(pipe_config)) { |
6ac0483b | 11698 | ret = PTR_ERR(pipe_config); |
50f52756 | 11699 | goto fail; |
20664591 | 11700 | } else if (pipe_config) { |
b9950a13 | 11701 | if (pipe_config->has_audio != |
6e3c9717 | 11702 | to_intel_crtc(set->crtc)->config->has_audio) |
20664591 JB |
11703 | config->mode_changed = true; |
11704 | ||
af15d2ce JB |
11705 | /* |
11706 | * Note we have an issue here with infoframes: current code | |
11707 | * only updates them on the full mode set path per hw | |
11708 | * requirements. So here we should be checking for any | |
11709 | * required changes and forcing a mode set. | |
11710 | */ | |
20664591 | 11711 | } |
50f52756 JB |
11712 | |
11713 | /* set_mode will free it in the mode_changed case */ | |
11714 | if (!config->mode_changed) | |
11715 | kfree(pipe_config); | |
11716 | ||
1f9954d0 JB |
11717 | intel_update_pipe_size(to_intel_crtc(set->crtc)); |
11718 | ||
5e2b584e | 11719 | if (config->mode_changed) { |
50f52756 JB |
11720 | ret = intel_set_mode_pipes(set->crtc, set->mode, |
11721 | set->x, set->y, set->fb, pipe_config, | |
11722 | modeset_pipes, prepare_pipes, | |
11723 | disable_pipes); | |
5e2b584e | 11724 | } else if (config->fb_changed) { |
3b150f08 | 11725 | struct intel_crtc *intel_crtc = to_intel_crtc(set->crtc); |
455a6808 GP |
11726 | struct drm_plane *primary = set->crtc->primary; |
11727 | int vdisplay, hdisplay; | |
3b150f08 | 11728 | |
455a6808 GP |
11729 | drm_crtc_get_hv_timing(set->mode, &hdisplay, &vdisplay); |
11730 | ret = primary->funcs->update_plane(primary, set->crtc, set->fb, | |
11731 | 0, 0, hdisplay, vdisplay, | |
11732 | set->x << 16, set->y << 16, | |
11733 | hdisplay << 16, vdisplay << 16); | |
3b150f08 MR |
11734 | |
11735 | /* | |
11736 | * We need to make sure the primary plane is re-enabled if it | |
11737 | * has previously been turned off. | |
11738 | */ | |
11739 | if (!intel_crtc->primary_enabled && ret == 0) { | |
11740 | WARN_ON(!intel_crtc->active); | |
fdd508a6 | 11741 | intel_enable_primary_hw_plane(set->crtc->primary, set->crtc); |
3b150f08 MR |
11742 | } |
11743 | ||
7ca51a3a JB |
11744 | /* |
11745 | * In the fastboot case this may be our only check of the | |
11746 | * state after boot. It would be better to only do it on | |
11747 | * the first update, but we don't have a nice way of doing that | |
11748 | * (and really, set_config isn't used much for high freq page | |
11749 | * flipping, so increasing its cost here shouldn't be a big | |
11750 | * deal). | |
11751 | */ | |
d330a953 | 11752 | if (i915.fastboot && ret == 0) |
7ca51a3a | 11753 | intel_modeset_check_state(set->crtc->dev); |
50f56119 DV |
11754 | } |
11755 | ||
2d05eae1 | 11756 | if (ret) { |
bf67dfeb DV |
11757 | DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n", |
11758 | set->crtc->base.id, ret); | |
50f56119 | 11759 | fail: |
2d05eae1 | 11760 | intel_set_config_restore_state(dev, config); |
50f56119 | 11761 | |
7d00a1f5 VS |
11762 | /* |
11763 | * HACK: if the pipe was on, but we didn't have a framebuffer, | |
11764 | * force the pipe off to avoid oopsing in the modeset code | |
11765 | * due to fb==NULL. This should only happen during boot since | |
11766 | * we don't yet reconstruct the FB from the hardware state. | |
11767 | */ | |
11768 | if (to_intel_crtc(save_set.crtc)->new_enabled && !save_set.fb) | |
11769 | disable_crtc_nofb(to_intel_crtc(save_set.crtc)); | |
11770 | ||
2d05eae1 CW |
11771 | /* Try to restore the config */ |
11772 | if (config->mode_changed && | |
11773 | intel_set_mode(save_set.crtc, save_set.mode, | |
11774 | save_set.x, save_set.y, save_set.fb)) | |
11775 | DRM_ERROR("failed to restore config after modeset failure\n"); | |
11776 | } | |
50f56119 | 11777 | |
d9e55608 DV |
11778 | out_config: |
11779 | intel_set_config_free(config); | |
50f56119 DV |
11780 | return ret; |
11781 | } | |
f6e5b160 CW |
11782 | |
11783 | static const struct drm_crtc_funcs intel_crtc_funcs = { | |
f6e5b160 | 11784 | .gamma_set = intel_crtc_gamma_set, |
50f56119 | 11785 | .set_config = intel_crtc_set_config, |
f6e5b160 CW |
11786 | .destroy = intel_crtc_destroy, |
11787 | .page_flip = intel_crtc_page_flip, | |
1356837e MR |
11788 | .atomic_duplicate_state = intel_crtc_duplicate_state, |
11789 | .atomic_destroy_state = intel_crtc_destroy_state, | |
f6e5b160 CW |
11790 | }; |
11791 | ||
5358901f DV |
11792 | static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv, |
11793 | struct intel_shared_dpll *pll, | |
11794 | struct intel_dpll_hw_state *hw_state) | |
ee7b9f93 | 11795 | { |
5358901f | 11796 | uint32_t val; |
ee7b9f93 | 11797 | |
f458ebbc | 11798 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS)) |
bd2bb1b9 PZ |
11799 | return false; |
11800 | ||
5358901f | 11801 | val = I915_READ(PCH_DPLL(pll->id)); |
66e985c0 DV |
11802 | hw_state->dpll = val; |
11803 | hw_state->fp0 = I915_READ(PCH_FP0(pll->id)); | |
11804 | hw_state->fp1 = I915_READ(PCH_FP1(pll->id)); | |
5358901f DV |
11805 | |
11806 | return val & DPLL_VCO_ENABLE; | |
11807 | } | |
11808 | ||
15bdd4cf DV |
11809 | static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv, |
11810 | struct intel_shared_dpll *pll) | |
11811 | { | |
3e369b76 ACO |
11812 | I915_WRITE(PCH_FP0(pll->id), pll->config.hw_state.fp0); |
11813 | I915_WRITE(PCH_FP1(pll->id), pll->config.hw_state.fp1); | |
15bdd4cf DV |
11814 | } |
11815 | ||
e7b903d2 DV |
11816 | static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv, |
11817 | struct intel_shared_dpll *pll) | |
11818 | { | |
e7b903d2 | 11819 | /* PCH refclock must be enabled first */ |
89eff4be | 11820 | ibx_assert_pch_refclk_enabled(dev_priv); |
e7b903d2 | 11821 | |
3e369b76 | 11822 | I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll); |
15bdd4cf DV |
11823 | |
11824 | /* Wait for the clocks to stabilize. */ | |
11825 | POSTING_READ(PCH_DPLL(pll->id)); | |
11826 | udelay(150); | |
11827 | ||
11828 | /* The pixel multiplier can only be updated once the | |
11829 | * DPLL is enabled and the clocks are stable. | |
11830 | * | |
11831 | * So write it again. | |
11832 | */ | |
3e369b76 | 11833 | I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll); |
15bdd4cf | 11834 | POSTING_READ(PCH_DPLL(pll->id)); |
e7b903d2 DV |
11835 | udelay(200); |
11836 | } | |
11837 | ||
11838 | static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv, | |
11839 | struct intel_shared_dpll *pll) | |
11840 | { | |
11841 | struct drm_device *dev = dev_priv->dev; | |
11842 | struct intel_crtc *crtc; | |
e7b903d2 DV |
11843 | |
11844 | /* Make sure no transcoder isn't still depending on us. */ | |
d3fcc808 | 11845 | for_each_intel_crtc(dev, crtc) { |
e7b903d2 DV |
11846 | if (intel_crtc_to_shared_dpll(crtc) == pll) |
11847 | assert_pch_transcoder_disabled(dev_priv, crtc->pipe); | |
ee7b9f93 JB |
11848 | } |
11849 | ||
15bdd4cf DV |
11850 | I915_WRITE(PCH_DPLL(pll->id), 0); |
11851 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
11852 | udelay(200); |
11853 | } | |
11854 | ||
46edb027 DV |
11855 | static char *ibx_pch_dpll_names[] = { |
11856 | "PCH DPLL A", | |
11857 | "PCH DPLL B", | |
11858 | }; | |
11859 | ||
7c74ade1 | 11860 | static void ibx_pch_dpll_init(struct drm_device *dev) |
ee7b9f93 | 11861 | { |
e7b903d2 | 11862 | struct drm_i915_private *dev_priv = dev->dev_private; |
ee7b9f93 JB |
11863 | int i; |
11864 | ||
7c74ade1 | 11865 | dev_priv->num_shared_dpll = 2; |
ee7b9f93 | 11866 | |
e72f9fbf | 11867 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
46edb027 DV |
11868 | dev_priv->shared_dplls[i].id = i; |
11869 | dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i]; | |
15bdd4cf | 11870 | dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set; |
e7b903d2 DV |
11871 | dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable; |
11872 | dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable; | |
5358901f DV |
11873 | dev_priv->shared_dplls[i].get_hw_state = |
11874 | ibx_pch_dpll_get_hw_state; | |
ee7b9f93 JB |
11875 | } |
11876 | } | |
11877 | ||
7c74ade1 DV |
11878 | static void intel_shared_dpll_init(struct drm_device *dev) |
11879 | { | |
e7b903d2 | 11880 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c74ade1 | 11881 | |
9cd86933 DV |
11882 | if (HAS_DDI(dev)) |
11883 | intel_ddi_pll_init(dev); | |
11884 | else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
7c74ade1 DV |
11885 | ibx_pch_dpll_init(dev); |
11886 | else | |
11887 | dev_priv->num_shared_dpll = 0; | |
11888 | ||
11889 | BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS); | |
7c74ade1 DV |
11890 | } |
11891 | ||
6beb8c23 MR |
11892 | /** |
11893 | * intel_prepare_plane_fb - Prepare fb for usage on plane | |
11894 | * @plane: drm plane to prepare for | |
11895 | * @fb: framebuffer to prepare for presentation | |
11896 | * | |
11897 | * Prepares a framebuffer for usage on a display plane. Generally this | |
11898 | * involves pinning the underlying object and updating the frontbuffer tracking | |
11899 | * bits. Some older platforms need special physical address handling for | |
11900 | * cursor planes. | |
11901 | * | |
11902 | * Returns 0 on success, negative error code on failure. | |
11903 | */ | |
11904 | int | |
11905 | intel_prepare_plane_fb(struct drm_plane *plane, | |
d136dfee TU |
11906 | struct drm_framebuffer *fb, |
11907 | const struct drm_plane_state *new_state) | |
465c120c MR |
11908 | { |
11909 | struct drm_device *dev = plane->dev; | |
6beb8c23 MR |
11910 | struct intel_plane *intel_plane = to_intel_plane(plane); |
11911 | enum pipe pipe = intel_plane->pipe; | |
11912 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); | |
11913 | struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->fb); | |
11914 | unsigned frontbuffer_bits = 0; | |
11915 | int ret = 0; | |
465c120c | 11916 | |
ea2c67bb | 11917 | if (!obj) |
465c120c MR |
11918 | return 0; |
11919 | ||
6beb8c23 MR |
11920 | switch (plane->type) { |
11921 | case DRM_PLANE_TYPE_PRIMARY: | |
11922 | frontbuffer_bits = INTEL_FRONTBUFFER_PRIMARY(pipe); | |
11923 | break; | |
11924 | case DRM_PLANE_TYPE_CURSOR: | |
11925 | frontbuffer_bits = INTEL_FRONTBUFFER_CURSOR(pipe); | |
11926 | break; | |
11927 | case DRM_PLANE_TYPE_OVERLAY: | |
11928 | frontbuffer_bits = INTEL_FRONTBUFFER_SPRITE(pipe); | |
11929 | break; | |
11930 | } | |
465c120c | 11931 | |
6beb8c23 | 11932 | mutex_lock(&dev->struct_mutex); |
465c120c | 11933 | |
6beb8c23 MR |
11934 | if (plane->type == DRM_PLANE_TYPE_CURSOR && |
11935 | INTEL_INFO(dev)->cursor_needs_physical) { | |
11936 | int align = IS_I830(dev) ? 16 * 1024 : 256; | |
11937 | ret = i915_gem_object_attach_phys(obj, align); | |
11938 | if (ret) | |
11939 | DRM_DEBUG_KMS("failed to attach phys object\n"); | |
11940 | } else { | |
11941 | ret = intel_pin_and_fence_fb_obj(plane, fb, NULL); | |
11942 | } | |
465c120c | 11943 | |
6beb8c23 MR |
11944 | if (ret == 0) |
11945 | i915_gem_track_fb(old_obj, obj, frontbuffer_bits); | |
fdd508a6 | 11946 | |
4c34574f | 11947 | mutex_unlock(&dev->struct_mutex); |
465c120c | 11948 | |
6beb8c23 MR |
11949 | return ret; |
11950 | } | |
11951 | ||
38f3ce3a MR |
11952 | /** |
11953 | * intel_cleanup_plane_fb - Cleans up an fb after plane use | |
11954 | * @plane: drm plane to clean up for | |
11955 | * @fb: old framebuffer that was on plane | |
11956 | * | |
11957 | * Cleans up a framebuffer that has just been removed from a plane. | |
11958 | */ | |
11959 | void | |
11960 | intel_cleanup_plane_fb(struct drm_plane *plane, | |
d136dfee TU |
11961 | struct drm_framebuffer *fb, |
11962 | const struct drm_plane_state *old_state) | |
38f3ce3a MR |
11963 | { |
11964 | struct drm_device *dev = plane->dev; | |
11965 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); | |
11966 | ||
11967 | if (WARN_ON(!obj)) | |
11968 | return; | |
11969 | ||
11970 | if (plane->type != DRM_PLANE_TYPE_CURSOR || | |
11971 | !INTEL_INFO(dev)->cursor_needs_physical) { | |
11972 | mutex_lock(&dev->struct_mutex); | |
11973 | intel_unpin_fb_obj(obj); | |
11974 | mutex_unlock(&dev->struct_mutex); | |
11975 | } | |
465c120c MR |
11976 | } |
11977 | ||
11978 | static int | |
3c692a41 GP |
11979 | intel_check_primary_plane(struct drm_plane *plane, |
11980 | struct intel_plane_state *state) | |
11981 | { | |
32b7eeec MR |
11982 | struct drm_device *dev = plane->dev; |
11983 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2b875c22 | 11984 | struct drm_crtc *crtc = state->base.crtc; |
ea2c67bb | 11985 | struct intel_crtc *intel_crtc; |
2b875c22 | 11986 | struct drm_framebuffer *fb = state->base.fb; |
3c692a41 GP |
11987 | struct drm_rect *dest = &state->dst; |
11988 | struct drm_rect *src = &state->src; | |
11989 | const struct drm_rect *clip = &state->clip; | |
465c120c MR |
11990 | int ret; |
11991 | ||
ea2c67bb MR |
11992 | crtc = crtc ? crtc : plane->crtc; |
11993 | intel_crtc = to_intel_crtc(crtc); | |
11994 | ||
c59cb179 MR |
11995 | ret = drm_plane_helper_check_update(plane, crtc, fb, |
11996 | src, dest, clip, | |
11997 | DRM_PLANE_HELPER_NO_SCALING, | |
11998 | DRM_PLANE_HELPER_NO_SCALING, | |
11999 | false, true, &state->visible); | |
12000 | if (ret) | |
12001 | return ret; | |
465c120c | 12002 | |
32b7eeec MR |
12003 | if (intel_crtc->active) { |
12004 | intel_crtc->atomic.wait_for_flips = true; | |
12005 | ||
12006 | /* | |
12007 | * FBC does not work on some platforms for rotated | |
12008 | * planes, so disable it when rotation is not 0 and | |
12009 | * update it when rotation is set back to 0. | |
12010 | * | |
12011 | * FIXME: This is redundant with the fbc update done in | |
12012 | * the primary plane enable function except that that | |
12013 | * one is done too late. We eventually need to unify | |
12014 | * this. | |
12015 | */ | |
12016 | if (intel_crtc->primary_enabled && | |
12017 | INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev) && | |
e35fef21 | 12018 | dev_priv->fbc.crtc == intel_crtc && |
8e7d688b | 12019 | state->base.rotation != BIT(DRM_ROTATE_0)) { |
32b7eeec MR |
12020 | intel_crtc->atomic.disable_fbc = true; |
12021 | } | |
12022 | ||
12023 | if (state->visible) { | |
12024 | /* | |
12025 | * BDW signals flip done immediately if the plane | |
12026 | * is disabled, even if the plane enable is already | |
12027 | * armed to occur at the next vblank :( | |
12028 | */ | |
12029 | if (IS_BROADWELL(dev) && !intel_crtc->primary_enabled) | |
12030 | intel_crtc->atomic.wait_vblank = true; | |
12031 | } | |
12032 | ||
12033 | intel_crtc->atomic.fb_bits |= | |
12034 | INTEL_FRONTBUFFER_PRIMARY(intel_crtc->pipe); | |
12035 | ||
12036 | intel_crtc->atomic.update_fbc = true; | |
0fda6568 TU |
12037 | |
12038 | /* Update watermarks on tiling changes. */ | |
12039 | if (!plane->state->fb || !state->base.fb || | |
12040 | plane->state->fb->modifier[0] != | |
12041 | state->base.fb->modifier[0]) | |
12042 | intel_crtc->atomic.update_wm = true; | |
ccc759dc GP |
12043 | } |
12044 | ||
14af293f GP |
12045 | return 0; |
12046 | } | |
12047 | ||
12048 | static void | |
12049 | intel_commit_primary_plane(struct drm_plane *plane, | |
12050 | struct intel_plane_state *state) | |
12051 | { | |
2b875c22 MR |
12052 | struct drm_crtc *crtc = state->base.crtc; |
12053 | struct drm_framebuffer *fb = state->base.fb; | |
12054 | struct drm_device *dev = plane->dev; | |
14af293f | 12055 | struct drm_i915_private *dev_priv = dev->dev_private; |
ea2c67bb | 12056 | struct intel_crtc *intel_crtc; |
14af293f | 12057 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
14af293f GP |
12058 | struct intel_plane *intel_plane = to_intel_plane(plane); |
12059 | struct drm_rect *src = &state->src; | |
12060 | ||
ea2c67bb MR |
12061 | crtc = crtc ? crtc : plane->crtc; |
12062 | intel_crtc = to_intel_crtc(crtc); | |
cf4c7c12 MR |
12063 | |
12064 | plane->fb = fb; | |
9dc806fc MR |
12065 | crtc->x = src->x1 >> 16; |
12066 | crtc->y = src->y1 >> 16; | |
ccc759dc | 12067 | |
ccc759dc | 12068 | intel_plane->obj = obj; |
4c34574f | 12069 | |
ccc759dc | 12070 | if (intel_crtc->active) { |
ccc759dc | 12071 | if (state->visible) { |
ccc759dc GP |
12072 | /* FIXME: kill this fastboot hack */ |
12073 | intel_update_pipe_size(intel_crtc); | |
465c120c | 12074 | |
ccc759dc | 12075 | intel_crtc->primary_enabled = true; |
465c120c | 12076 | |
ccc759dc GP |
12077 | dev_priv->display.update_primary_plane(crtc, plane->fb, |
12078 | crtc->x, crtc->y); | |
ccc759dc GP |
12079 | } else { |
12080 | /* | |
12081 | * If clipping results in a non-visible primary plane, | |
12082 | * we'll disable the primary plane. Note that this is | |
12083 | * a bit different than what happens if userspace | |
12084 | * explicitly disables the plane by passing fb=0 | |
12085 | * because plane->fb still gets set and pinned. | |
12086 | */ | |
12087 | intel_disable_primary_hw_plane(plane, crtc); | |
48404c1e | 12088 | } |
ccc759dc | 12089 | } |
465c120c MR |
12090 | } |
12091 | ||
32b7eeec | 12092 | static void intel_begin_crtc_commit(struct drm_crtc *crtc) |
3c692a41 | 12093 | { |
32b7eeec | 12094 | struct drm_device *dev = crtc->dev; |
140fd38d | 12095 | struct drm_i915_private *dev_priv = dev->dev_private; |
3c692a41 | 12096 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
ea2c67bb MR |
12097 | struct intel_plane *intel_plane; |
12098 | struct drm_plane *p; | |
12099 | unsigned fb_bits = 0; | |
12100 | ||
12101 | /* Track fb's for any planes being disabled */ | |
12102 | list_for_each_entry(p, &dev->mode_config.plane_list, head) { | |
12103 | intel_plane = to_intel_plane(p); | |
12104 | ||
12105 | if (intel_crtc->atomic.disabled_planes & | |
12106 | (1 << drm_plane_index(p))) { | |
12107 | switch (p->type) { | |
12108 | case DRM_PLANE_TYPE_PRIMARY: | |
12109 | fb_bits = INTEL_FRONTBUFFER_PRIMARY(intel_plane->pipe); | |
12110 | break; | |
12111 | case DRM_PLANE_TYPE_CURSOR: | |
12112 | fb_bits = INTEL_FRONTBUFFER_CURSOR(intel_plane->pipe); | |
12113 | break; | |
12114 | case DRM_PLANE_TYPE_OVERLAY: | |
12115 | fb_bits = INTEL_FRONTBUFFER_SPRITE(intel_plane->pipe); | |
12116 | break; | |
12117 | } | |
3c692a41 | 12118 | |
ea2c67bb MR |
12119 | mutex_lock(&dev->struct_mutex); |
12120 | i915_gem_track_fb(intel_fb_obj(p->fb), NULL, fb_bits); | |
12121 | mutex_unlock(&dev->struct_mutex); | |
12122 | } | |
12123 | } | |
3c692a41 | 12124 | |
32b7eeec MR |
12125 | if (intel_crtc->atomic.wait_for_flips) |
12126 | intel_crtc_wait_for_pending_flips(crtc); | |
3c692a41 | 12127 | |
32b7eeec MR |
12128 | if (intel_crtc->atomic.disable_fbc) |
12129 | intel_fbc_disable(dev); | |
3c692a41 | 12130 | |
32b7eeec MR |
12131 | if (intel_crtc->atomic.pre_disable_primary) |
12132 | intel_pre_disable_primary(crtc); | |
3c692a41 | 12133 | |
32b7eeec MR |
12134 | if (intel_crtc->atomic.update_wm) |
12135 | intel_update_watermarks(crtc); | |
3c692a41 | 12136 | |
32b7eeec | 12137 | intel_runtime_pm_get(dev_priv); |
3c692a41 | 12138 | |
c34c9ee4 MR |
12139 | /* Perform vblank evasion around commit operation */ |
12140 | if (intel_crtc->active) | |
12141 | intel_crtc->atomic.evade = | |
12142 | intel_pipe_update_start(intel_crtc, | |
12143 | &intel_crtc->atomic.start_vbl_count); | |
32b7eeec MR |
12144 | } |
12145 | ||
12146 | static void intel_finish_crtc_commit(struct drm_crtc *crtc) | |
12147 | { | |
12148 | struct drm_device *dev = crtc->dev; | |
12149 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12150 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
12151 | struct drm_plane *p; | |
12152 | ||
c34c9ee4 MR |
12153 | if (intel_crtc->atomic.evade) |
12154 | intel_pipe_update_end(intel_crtc, | |
12155 | intel_crtc->atomic.start_vbl_count); | |
3c692a41 | 12156 | |
140fd38d | 12157 | intel_runtime_pm_put(dev_priv); |
3c692a41 | 12158 | |
32b7eeec MR |
12159 | if (intel_crtc->atomic.wait_vblank) |
12160 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
12161 | ||
12162 | intel_frontbuffer_flip(dev, intel_crtc->atomic.fb_bits); | |
12163 | ||
12164 | if (intel_crtc->atomic.update_fbc) { | |
ccc759dc | 12165 | mutex_lock(&dev->struct_mutex); |
7ff0ebcc | 12166 | intel_fbc_update(dev); |
ccc759dc | 12167 | mutex_unlock(&dev->struct_mutex); |
38f3ce3a | 12168 | } |
3c692a41 | 12169 | |
32b7eeec MR |
12170 | if (intel_crtc->atomic.post_enable_primary) |
12171 | intel_post_enable_primary(crtc); | |
3c692a41 | 12172 | |
32b7eeec MR |
12173 | drm_for_each_legacy_plane(p, &dev->mode_config.plane_list) |
12174 | if (intel_crtc->atomic.update_sprite_watermarks & drm_plane_index(p)) | |
12175 | intel_update_sprite_watermarks(p, crtc, 0, 0, 0, | |
12176 | false, false); | |
12177 | ||
12178 | memset(&intel_crtc->atomic, 0, sizeof(intel_crtc->atomic)); | |
3c692a41 GP |
12179 | } |
12180 | ||
cf4c7c12 | 12181 | /** |
4a3b8769 MR |
12182 | * intel_plane_destroy - destroy a plane |
12183 | * @plane: plane to destroy | |
cf4c7c12 | 12184 | * |
4a3b8769 MR |
12185 | * Common destruction function for all types of planes (primary, cursor, |
12186 | * sprite). | |
cf4c7c12 | 12187 | */ |
4a3b8769 | 12188 | void intel_plane_destroy(struct drm_plane *plane) |
465c120c MR |
12189 | { |
12190 | struct intel_plane *intel_plane = to_intel_plane(plane); | |
12191 | drm_plane_cleanup(plane); | |
12192 | kfree(intel_plane); | |
12193 | } | |
12194 | ||
65a3fea0 | 12195 | const struct drm_plane_funcs intel_plane_funcs = { |
ff42e093 DV |
12196 | .update_plane = drm_plane_helper_update, |
12197 | .disable_plane = drm_plane_helper_disable, | |
3d7d6510 | 12198 | .destroy = intel_plane_destroy, |
c196e1d6 | 12199 | .set_property = drm_atomic_helper_plane_set_property, |
a98b3431 MR |
12200 | .atomic_get_property = intel_plane_atomic_get_property, |
12201 | .atomic_set_property = intel_plane_atomic_set_property, | |
ea2c67bb MR |
12202 | .atomic_duplicate_state = intel_plane_duplicate_state, |
12203 | .atomic_destroy_state = intel_plane_destroy_state, | |
12204 | ||
465c120c MR |
12205 | }; |
12206 | ||
12207 | static struct drm_plane *intel_primary_plane_create(struct drm_device *dev, | |
12208 | int pipe) | |
12209 | { | |
12210 | struct intel_plane *primary; | |
8e7d688b | 12211 | struct intel_plane_state *state; |
465c120c MR |
12212 | const uint32_t *intel_primary_formats; |
12213 | int num_formats; | |
12214 | ||
12215 | primary = kzalloc(sizeof(*primary), GFP_KERNEL); | |
12216 | if (primary == NULL) | |
12217 | return NULL; | |
12218 | ||
8e7d688b MR |
12219 | state = intel_create_plane_state(&primary->base); |
12220 | if (!state) { | |
ea2c67bb MR |
12221 | kfree(primary); |
12222 | return NULL; | |
12223 | } | |
8e7d688b | 12224 | primary->base.state = &state->base; |
ea2c67bb | 12225 | |
465c120c MR |
12226 | primary->can_scale = false; |
12227 | primary->max_downscale = 1; | |
12228 | primary->pipe = pipe; | |
12229 | primary->plane = pipe; | |
c59cb179 MR |
12230 | primary->check_plane = intel_check_primary_plane; |
12231 | primary->commit_plane = intel_commit_primary_plane; | |
465c120c MR |
12232 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) |
12233 | primary->plane = !pipe; | |
12234 | ||
12235 | if (INTEL_INFO(dev)->gen <= 3) { | |
12236 | intel_primary_formats = intel_primary_formats_gen2; | |
12237 | num_formats = ARRAY_SIZE(intel_primary_formats_gen2); | |
12238 | } else { | |
12239 | intel_primary_formats = intel_primary_formats_gen4; | |
12240 | num_formats = ARRAY_SIZE(intel_primary_formats_gen4); | |
12241 | } | |
12242 | ||
12243 | drm_universal_plane_init(dev, &primary->base, 0, | |
65a3fea0 | 12244 | &intel_plane_funcs, |
465c120c MR |
12245 | intel_primary_formats, num_formats, |
12246 | DRM_PLANE_TYPE_PRIMARY); | |
48404c1e SJ |
12247 | |
12248 | if (INTEL_INFO(dev)->gen >= 4) { | |
12249 | if (!dev->mode_config.rotation_property) | |
12250 | dev->mode_config.rotation_property = | |
12251 | drm_mode_create_rotation_property(dev, | |
12252 | BIT(DRM_ROTATE_0) | | |
12253 | BIT(DRM_ROTATE_180)); | |
12254 | if (dev->mode_config.rotation_property) | |
12255 | drm_object_attach_property(&primary->base.base, | |
12256 | dev->mode_config.rotation_property, | |
8e7d688b | 12257 | state->base.rotation); |
48404c1e SJ |
12258 | } |
12259 | ||
ea2c67bb MR |
12260 | drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs); |
12261 | ||
465c120c MR |
12262 | return &primary->base; |
12263 | } | |
12264 | ||
3d7d6510 | 12265 | static int |
852e787c GP |
12266 | intel_check_cursor_plane(struct drm_plane *plane, |
12267 | struct intel_plane_state *state) | |
3d7d6510 | 12268 | { |
2b875c22 | 12269 | struct drm_crtc *crtc = state->base.crtc; |
ea2c67bb | 12270 | struct drm_device *dev = plane->dev; |
2b875c22 | 12271 | struct drm_framebuffer *fb = state->base.fb; |
852e787c GP |
12272 | struct drm_rect *dest = &state->dst; |
12273 | struct drm_rect *src = &state->src; | |
12274 | const struct drm_rect *clip = &state->clip; | |
757f9a3e | 12275 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
ea2c67bb | 12276 | struct intel_crtc *intel_crtc; |
757f9a3e GP |
12277 | unsigned stride; |
12278 | int ret; | |
3d7d6510 | 12279 | |
ea2c67bb MR |
12280 | crtc = crtc ? crtc : plane->crtc; |
12281 | intel_crtc = to_intel_crtc(crtc); | |
12282 | ||
757f9a3e | 12283 | ret = drm_plane_helper_check_update(plane, crtc, fb, |
852e787c | 12284 | src, dest, clip, |
3d7d6510 MR |
12285 | DRM_PLANE_HELPER_NO_SCALING, |
12286 | DRM_PLANE_HELPER_NO_SCALING, | |
852e787c | 12287 | true, true, &state->visible); |
757f9a3e GP |
12288 | if (ret) |
12289 | return ret; | |
12290 | ||
12291 | ||
12292 | /* if we want to turn off the cursor ignore width and height */ | |
12293 | if (!obj) | |
32b7eeec | 12294 | goto finish; |
757f9a3e | 12295 | |
757f9a3e | 12296 | /* Check for which cursor types we support */ |
ea2c67bb MR |
12297 | if (!cursor_size_ok(dev, state->base.crtc_w, state->base.crtc_h)) { |
12298 | DRM_DEBUG("Cursor dimension %dx%d not supported\n", | |
12299 | state->base.crtc_w, state->base.crtc_h); | |
757f9a3e GP |
12300 | return -EINVAL; |
12301 | } | |
12302 | ||
ea2c67bb MR |
12303 | stride = roundup_pow_of_two(state->base.crtc_w) * 4; |
12304 | if (obj->base.size < stride * state->base.crtc_h) { | |
757f9a3e GP |
12305 | DRM_DEBUG_KMS("buffer is too small\n"); |
12306 | return -ENOMEM; | |
12307 | } | |
12308 | ||
3a656b54 | 12309 | if (fb->modifier[0] != DRM_FORMAT_MOD_NONE) { |
757f9a3e GP |
12310 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); |
12311 | ret = -EINVAL; | |
12312 | } | |
757f9a3e | 12313 | |
32b7eeec MR |
12314 | finish: |
12315 | if (intel_crtc->active) { | |
3dd512fb | 12316 | if (intel_crtc->base.cursor->state->crtc_w != state->base.crtc_w) |
32b7eeec MR |
12317 | intel_crtc->atomic.update_wm = true; |
12318 | ||
12319 | intel_crtc->atomic.fb_bits |= | |
12320 | INTEL_FRONTBUFFER_CURSOR(intel_crtc->pipe); | |
12321 | } | |
12322 | ||
757f9a3e | 12323 | return ret; |
852e787c | 12324 | } |
3d7d6510 | 12325 | |
f4a2cf29 | 12326 | static void |
852e787c GP |
12327 | intel_commit_cursor_plane(struct drm_plane *plane, |
12328 | struct intel_plane_state *state) | |
12329 | { | |
2b875c22 | 12330 | struct drm_crtc *crtc = state->base.crtc; |
ea2c67bb MR |
12331 | struct drm_device *dev = plane->dev; |
12332 | struct intel_crtc *intel_crtc; | |
a919db90 | 12333 | struct intel_plane *intel_plane = to_intel_plane(plane); |
2b875c22 | 12334 | struct drm_i915_gem_object *obj = intel_fb_obj(state->base.fb); |
a912f12f | 12335 | uint32_t addr; |
852e787c | 12336 | |
ea2c67bb MR |
12337 | crtc = crtc ? crtc : plane->crtc; |
12338 | intel_crtc = to_intel_crtc(crtc); | |
12339 | ||
2b875c22 | 12340 | plane->fb = state->base.fb; |
ea2c67bb MR |
12341 | crtc->cursor_x = state->base.crtc_x; |
12342 | crtc->cursor_y = state->base.crtc_y; | |
12343 | ||
a919db90 SJ |
12344 | intel_plane->obj = obj; |
12345 | ||
a912f12f GP |
12346 | if (intel_crtc->cursor_bo == obj) |
12347 | goto update; | |
4ed91096 | 12348 | |
f4a2cf29 | 12349 | if (!obj) |
a912f12f | 12350 | addr = 0; |
f4a2cf29 | 12351 | else if (!INTEL_INFO(dev)->cursor_needs_physical) |
a912f12f | 12352 | addr = i915_gem_obj_ggtt_offset(obj); |
f4a2cf29 | 12353 | else |
a912f12f | 12354 | addr = obj->phys_handle->busaddr; |
852e787c | 12355 | |
a912f12f GP |
12356 | intel_crtc->cursor_addr = addr; |
12357 | intel_crtc->cursor_bo = obj; | |
12358 | update: | |
852e787c | 12359 | |
32b7eeec | 12360 | if (intel_crtc->active) |
a912f12f | 12361 | intel_crtc_update_cursor(crtc, state->visible); |
852e787c GP |
12362 | } |
12363 | ||
3d7d6510 MR |
12364 | static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev, |
12365 | int pipe) | |
12366 | { | |
12367 | struct intel_plane *cursor; | |
8e7d688b | 12368 | struct intel_plane_state *state; |
3d7d6510 MR |
12369 | |
12370 | cursor = kzalloc(sizeof(*cursor), GFP_KERNEL); | |
12371 | if (cursor == NULL) | |
12372 | return NULL; | |
12373 | ||
8e7d688b MR |
12374 | state = intel_create_plane_state(&cursor->base); |
12375 | if (!state) { | |
ea2c67bb MR |
12376 | kfree(cursor); |
12377 | return NULL; | |
12378 | } | |
8e7d688b | 12379 | cursor->base.state = &state->base; |
ea2c67bb | 12380 | |
3d7d6510 MR |
12381 | cursor->can_scale = false; |
12382 | cursor->max_downscale = 1; | |
12383 | cursor->pipe = pipe; | |
12384 | cursor->plane = pipe; | |
c59cb179 MR |
12385 | cursor->check_plane = intel_check_cursor_plane; |
12386 | cursor->commit_plane = intel_commit_cursor_plane; | |
3d7d6510 MR |
12387 | |
12388 | drm_universal_plane_init(dev, &cursor->base, 0, | |
65a3fea0 | 12389 | &intel_plane_funcs, |
3d7d6510 MR |
12390 | intel_cursor_formats, |
12391 | ARRAY_SIZE(intel_cursor_formats), | |
12392 | DRM_PLANE_TYPE_CURSOR); | |
4398ad45 VS |
12393 | |
12394 | if (INTEL_INFO(dev)->gen >= 4) { | |
12395 | if (!dev->mode_config.rotation_property) | |
12396 | dev->mode_config.rotation_property = | |
12397 | drm_mode_create_rotation_property(dev, | |
12398 | BIT(DRM_ROTATE_0) | | |
12399 | BIT(DRM_ROTATE_180)); | |
12400 | if (dev->mode_config.rotation_property) | |
12401 | drm_object_attach_property(&cursor->base.base, | |
12402 | dev->mode_config.rotation_property, | |
8e7d688b | 12403 | state->base.rotation); |
4398ad45 VS |
12404 | } |
12405 | ||
ea2c67bb MR |
12406 | drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs); |
12407 | ||
3d7d6510 MR |
12408 | return &cursor->base; |
12409 | } | |
12410 | ||
b358d0a6 | 12411 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 12412 | { |
fbee40df | 12413 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 12414 | struct intel_crtc *intel_crtc; |
f5de6e07 | 12415 | struct intel_crtc_state *crtc_state = NULL; |
3d7d6510 MR |
12416 | struct drm_plane *primary = NULL; |
12417 | struct drm_plane *cursor = NULL; | |
465c120c | 12418 | int i, ret; |
79e53945 | 12419 | |
955382f3 | 12420 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
79e53945 JB |
12421 | if (intel_crtc == NULL) |
12422 | return; | |
12423 | ||
f5de6e07 ACO |
12424 | crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL); |
12425 | if (!crtc_state) | |
12426 | goto fail; | |
12427 | intel_crtc_set_state(intel_crtc, crtc_state); | |
07878248 | 12428 | crtc_state->base.crtc = &intel_crtc->base; |
f5de6e07 | 12429 | |
465c120c | 12430 | primary = intel_primary_plane_create(dev, pipe); |
3d7d6510 MR |
12431 | if (!primary) |
12432 | goto fail; | |
12433 | ||
12434 | cursor = intel_cursor_plane_create(dev, pipe); | |
12435 | if (!cursor) | |
12436 | goto fail; | |
12437 | ||
465c120c | 12438 | ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary, |
3d7d6510 MR |
12439 | cursor, &intel_crtc_funcs); |
12440 | if (ret) | |
12441 | goto fail; | |
79e53945 JB |
12442 | |
12443 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
79e53945 JB |
12444 | for (i = 0; i < 256; i++) { |
12445 | intel_crtc->lut_r[i] = i; | |
12446 | intel_crtc->lut_g[i] = i; | |
12447 | intel_crtc->lut_b[i] = i; | |
12448 | } | |
12449 | ||
1f1c2e24 VS |
12450 | /* |
12451 | * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port | |
8c0f92e1 | 12452 | * is hooked to pipe B. Hence we want plane A feeding pipe B. |
1f1c2e24 | 12453 | */ |
80824003 JB |
12454 | intel_crtc->pipe = pipe; |
12455 | intel_crtc->plane = pipe; | |
3a77c4c4 | 12456 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) { |
28c97730 | 12457 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 12458 | intel_crtc->plane = !pipe; |
80824003 JB |
12459 | } |
12460 | ||
4b0e333e CW |
12461 | intel_crtc->cursor_base = ~0; |
12462 | intel_crtc->cursor_cntl = ~0; | |
dc41c154 | 12463 | intel_crtc->cursor_size = ~0; |
8d7849db | 12464 | |
22fd0fab JB |
12465 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
12466 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
12467 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
12468 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
12469 | ||
9362c7c5 ACO |
12470 | INIT_WORK(&intel_crtc->mmio_flip.work, intel_mmio_flip_work_func); |
12471 | ||
79e53945 | 12472 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
87b6b101 DV |
12473 | |
12474 | WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe); | |
3d7d6510 MR |
12475 | return; |
12476 | ||
12477 | fail: | |
12478 | if (primary) | |
12479 | drm_plane_cleanup(primary); | |
12480 | if (cursor) | |
12481 | drm_plane_cleanup(cursor); | |
f5de6e07 | 12482 | kfree(crtc_state); |
3d7d6510 | 12483 | kfree(intel_crtc); |
79e53945 JB |
12484 | } |
12485 | ||
752aa88a JB |
12486 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
12487 | { | |
12488 | struct drm_encoder *encoder = connector->base.encoder; | |
6e9f798d | 12489 | struct drm_device *dev = connector->base.dev; |
752aa88a | 12490 | |
51fd371b | 12491 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
752aa88a | 12492 | |
d3babd3f | 12493 | if (!encoder || WARN_ON(!encoder->crtc)) |
752aa88a JB |
12494 | return INVALID_PIPE; |
12495 | ||
12496 | return to_intel_crtc(encoder->crtc)->pipe; | |
12497 | } | |
12498 | ||
08d7b3d1 | 12499 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 12500 | struct drm_file *file) |
08d7b3d1 | 12501 | { |
08d7b3d1 | 12502 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
7707e653 | 12503 | struct drm_crtc *drmmode_crtc; |
c05422d5 | 12504 | struct intel_crtc *crtc; |
08d7b3d1 | 12505 | |
7707e653 | 12506 | drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id); |
08d7b3d1 | 12507 | |
7707e653 | 12508 | if (!drmmode_crtc) { |
08d7b3d1 | 12509 | DRM_ERROR("no such CRTC id\n"); |
3f2c2057 | 12510 | return -ENOENT; |
08d7b3d1 CW |
12511 | } |
12512 | ||
7707e653 | 12513 | crtc = to_intel_crtc(drmmode_crtc); |
c05422d5 | 12514 | pipe_from_crtc_id->pipe = crtc->pipe; |
08d7b3d1 | 12515 | |
c05422d5 | 12516 | return 0; |
08d7b3d1 CW |
12517 | } |
12518 | ||
66a9278e | 12519 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 12520 | { |
66a9278e DV |
12521 | struct drm_device *dev = encoder->base.dev; |
12522 | struct intel_encoder *source_encoder; | |
79e53945 | 12523 | int index_mask = 0; |
79e53945 JB |
12524 | int entry = 0; |
12525 | ||
b2784e15 | 12526 | for_each_intel_encoder(dev, source_encoder) { |
bc079e8b | 12527 | if (encoders_cloneable(encoder, source_encoder)) |
66a9278e DV |
12528 | index_mask |= (1 << entry); |
12529 | ||
79e53945 JB |
12530 | entry++; |
12531 | } | |
4ef69c7a | 12532 | |
79e53945 JB |
12533 | return index_mask; |
12534 | } | |
12535 | ||
4d302442 CW |
12536 | static bool has_edp_a(struct drm_device *dev) |
12537 | { | |
12538 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12539 | ||
12540 | if (!IS_MOBILE(dev)) | |
12541 | return false; | |
12542 | ||
12543 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
12544 | return false; | |
12545 | ||
e3589908 | 12546 | if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
12547 | return false; |
12548 | ||
12549 | return true; | |
12550 | } | |
12551 | ||
84b4e042 JB |
12552 | static bool intel_crt_present(struct drm_device *dev) |
12553 | { | |
12554 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12555 | ||
884497ed DL |
12556 | if (INTEL_INFO(dev)->gen >= 9) |
12557 | return false; | |
12558 | ||
cf404ce4 | 12559 | if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev)) |
84b4e042 JB |
12560 | return false; |
12561 | ||
12562 | if (IS_CHERRYVIEW(dev)) | |
12563 | return false; | |
12564 | ||
12565 | if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support) | |
12566 | return false; | |
12567 | ||
12568 | return true; | |
12569 | } | |
12570 | ||
79e53945 JB |
12571 | static void intel_setup_outputs(struct drm_device *dev) |
12572 | { | |
725e30ad | 12573 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 12574 | struct intel_encoder *encoder; |
c6f95f27 | 12575 | struct drm_connector *connector; |
cb0953d7 | 12576 | bool dpd_is_edp = false; |
79e53945 | 12577 | |
c9093354 | 12578 | intel_lvds_init(dev); |
79e53945 | 12579 | |
84b4e042 | 12580 | if (intel_crt_present(dev)) |
79935fca | 12581 | intel_crt_init(dev); |
cb0953d7 | 12582 | |
affa9354 | 12583 | if (HAS_DDI(dev)) { |
0e72a5b5 ED |
12584 | int found; |
12585 | ||
12586 | /* Haswell uses DDI functions to detect digital outputs */ | |
12587 | found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED; | |
12588 | /* DDI A only supports eDP */ | |
12589 | if (found) | |
12590 | intel_ddi_init(dev, PORT_A); | |
12591 | ||
12592 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
12593 | * register */ | |
12594 | found = I915_READ(SFUSE_STRAP); | |
12595 | ||
12596 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
12597 | intel_ddi_init(dev, PORT_B); | |
12598 | if (found & SFUSE_STRAP_DDIC_DETECTED) | |
12599 | intel_ddi_init(dev, PORT_C); | |
12600 | if (found & SFUSE_STRAP_DDID_DETECTED) | |
12601 | intel_ddi_init(dev, PORT_D); | |
12602 | } else if (HAS_PCH_SPLIT(dev)) { | |
cb0953d7 | 12603 | int found; |
5d8a7752 | 12604 | dpd_is_edp = intel_dp_is_edp(dev, PORT_D); |
270b3042 DV |
12605 | |
12606 | if (has_edp_a(dev)) | |
12607 | intel_dp_init(dev, DP_A, PORT_A); | |
cb0953d7 | 12608 | |
dc0fa718 | 12609 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 12610 | /* PCH SDVOB multiplex with HDMIB */ |
eef4eacb | 12611 | found = intel_sdvo_init(dev, PCH_SDVOB, true); |
30ad48b7 | 12612 | if (!found) |
e2debe91 | 12613 | intel_hdmi_init(dev, PCH_HDMIB, PORT_B); |
5eb08b69 | 12614 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
ab9d7c30 | 12615 | intel_dp_init(dev, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
12616 | } |
12617 | ||
dc0fa718 | 12618 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
e2debe91 | 12619 | intel_hdmi_init(dev, PCH_HDMIC, PORT_C); |
30ad48b7 | 12620 | |
dc0fa718 | 12621 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
e2debe91 | 12622 | intel_hdmi_init(dev, PCH_HDMID, PORT_D); |
30ad48b7 | 12623 | |
5eb08b69 | 12624 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
ab9d7c30 | 12625 | intel_dp_init(dev, PCH_DP_C, PORT_C); |
5eb08b69 | 12626 | |
270b3042 | 12627 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
ab9d7c30 | 12628 | intel_dp_init(dev, PCH_DP_D, PORT_D); |
4a87d65d | 12629 | } else if (IS_VALLEYVIEW(dev)) { |
e17ac6db VS |
12630 | /* |
12631 | * The DP_DETECTED bit is the latched state of the DDC | |
12632 | * SDA pin at boot. However since eDP doesn't require DDC | |
12633 | * (no way to plug in a DP->HDMI dongle) the DDC pins for | |
12634 | * eDP ports may have been muxed to an alternate function. | |
12635 | * Thus we can't rely on the DP_DETECTED bit alone to detect | |
12636 | * eDP ports. Consult the VBT as well as DP_DETECTED to | |
12637 | * detect eDP ports. | |
12638 | */ | |
d2182a66 VS |
12639 | if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED && |
12640 | !intel_dp_is_edp(dev, PORT_B)) | |
585a94b8 AB |
12641 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB, |
12642 | PORT_B); | |
e17ac6db VS |
12643 | if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED || |
12644 | intel_dp_is_edp(dev, PORT_B)) | |
12645 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B); | |
585a94b8 | 12646 | |
d2182a66 VS |
12647 | if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED && |
12648 | !intel_dp_is_edp(dev, PORT_C)) | |
6f6005a5 JB |
12649 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC, |
12650 | PORT_C); | |
e17ac6db VS |
12651 | if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED || |
12652 | intel_dp_is_edp(dev, PORT_C)) | |
12653 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C); | |
19c03924 | 12654 | |
9418c1f1 | 12655 | if (IS_CHERRYVIEW(dev)) { |
e17ac6db | 12656 | if (I915_READ(VLV_DISPLAY_BASE + CHV_HDMID) & SDVO_DETECTED) |
9418c1f1 VS |
12657 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + CHV_HDMID, |
12658 | PORT_D); | |
e17ac6db VS |
12659 | /* eDP not supported on port D, so don't check VBT */ |
12660 | if (I915_READ(VLV_DISPLAY_BASE + DP_D) & DP_DETECTED) | |
12661 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_D, PORT_D); | |
9418c1f1 VS |
12662 | } |
12663 | ||
3cfca973 | 12664 | intel_dsi_init(dev); |
103a196f | 12665 | } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) { |
27185ae1 | 12666 | bool found = false; |
7d57382e | 12667 | |
e2debe91 | 12668 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 12669 | DRM_DEBUG_KMS("probing SDVOB\n"); |
e2debe91 | 12670 | found = intel_sdvo_init(dev, GEN3_SDVOB, true); |
b01f2c3a JB |
12671 | if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) { |
12672 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); | |
e2debe91 | 12673 | intel_hdmi_init(dev, GEN4_HDMIB, PORT_B); |
b01f2c3a | 12674 | } |
27185ae1 | 12675 | |
e7281eab | 12676 | if (!found && SUPPORTS_INTEGRATED_DP(dev)) |
ab9d7c30 | 12677 | intel_dp_init(dev, DP_B, PORT_B); |
725e30ad | 12678 | } |
13520b05 KH |
12679 | |
12680 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 12681 | |
e2debe91 | 12682 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 12683 | DRM_DEBUG_KMS("probing SDVOC\n"); |
e2debe91 | 12684 | found = intel_sdvo_init(dev, GEN3_SDVOC, false); |
b01f2c3a | 12685 | } |
27185ae1 | 12686 | |
e2debe91 | 12687 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 12688 | |
b01f2c3a JB |
12689 | if (SUPPORTS_INTEGRATED_HDMI(dev)) { |
12690 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); | |
e2debe91 | 12691 | intel_hdmi_init(dev, GEN4_HDMIC, PORT_C); |
b01f2c3a | 12692 | } |
e7281eab | 12693 | if (SUPPORTS_INTEGRATED_DP(dev)) |
ab9d7c30 | 12694 | intel_dp_init(dev, DP_C, PORT_C); |
725e30ad | 12695 | } |
27185ae1 | 12696 | |
b01f2c3a | 12697 | if (SUPPORTS_INTEGRATED_DP(dev) && |
e7281eab | 12698 | (I915_READ(DP_D) & DP_DETECTED)) |
ab9d7c30 | 12699 | intel_dp_init(dev, DP_D, PORT_D); |
bad720ff | 12700 | } else if (IS_GEN2(dev)) |
79e53945 JB |
12701 | intel_dvo_init(dev); |
12702 | ||
103a196f | 12703 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
12704 | intel_tv_init(dev); |
12705 | ||
c6f95f27 MR |
12706 | /* |
12707 | * FIXME: We don't have full atomic support yet, but we want to be | |
12708 | * able to enable/test plane updates via the atomic interface in the | |
12709 | * meantime. However as soon as we flip DRIVER_ATOMIC on, the DRM core | |
12710 | * will take some atomic codepaths to lookup properties during | |
12711 | * drmModeGetConnector() that unconditionally dereference | |
12712 | * connector->state. | |
12713 | * | |
12714 | * We create a dummy connector state here for each connector to ensure | |
12715 | * the DRM core doesn't try to dereference a NULL connector->state. | |
12716 | * The actual connector properties will never be updated or contain | |
12717 | * useful information, but since we're doing this specifically for | |
12718 | * testing/debug of the plane operations (and only when a specific | |
12719 | * kernel module option is given), that shouldn't really matter. | |
12720 | * | |
12721 | * Once atomic support for crtc's + connectors lands, this loop should | |
12722 | * be removed since we'll be setting up real connector state, which | |
12723 | * will contain Intel-specific properties. | |
12724 | */ | |
12725 | if (drm_core_check_feature(dev, DRIVER_ATOMIC)) { | |
12726 | list_for_each_entry(connector, | |
12727 | &dev->mode_config.connector_list, | |
12728 | head) { | |
12729 | if (!WARN_ON(connector->state)) { | |
12730 | connector->state = | |
12731 | kzalloc(sizeof(*connector->state), | |
12732 | GFP_KERNEL); | |
12733 | } | |
12734 | } | |
12735 | } | |
12736 | ||
0bc12bcb | 12737 | intel_psr_init(dev); |
7c8f8a70 | 12738 | |
b2784e15 | 12739 | for_each_intel_encoder(dev, encoder) { |
4ef69c7a CW |
12740 | encoder->base.possible_crtcs = encoder->crtc_mask; |
12741 | encoder->base.possible_clones = | |
66a9278e | 12742 | intel_encoder_clones(encoder); |
79e53945 | 12743 | } |
47356eb6 | 12744 | |
dde86e2d | 12745 | intel_init_pch_refclk(dev); |
270b3042 DV |
12746 | |
12747 | drm_helper_move_panel_connectors_to_head(dev); | |
79e53945 JB |
12748 | } |
12749 | ||
12750 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
12751 | { | |
60a5ca01 | 12752 | struct drm_device *dev = fb->dev; |
79e53945 | 12753 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); |
79e53945 | 12754 | |
ef2d633e | 12755 | drm_framebuffer_cleanup(fb); |
60a5ca01 | 12756 | mutex_lock(&dev->struct_mutex); |
ef2d633e | 12757 | WARN_ON(!intel_fb->obj->framebuffer_references--); |
60a5ca01 VS |
12758 | drm_gem_object_unreference(&intel_fb->obj->base); |
12759 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
12760 | kfree(intel_fb); |
12761 | } | |
12762 | ||
12763 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 12764 | struct drm_file *file, |
79e53945 JB |
12765 | unsigned int *handle) |
12766 | { | |
12767 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 12768 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 12769 | |
05394f39 | 12770 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
12771 | } |
12772 | ||
12773 | static const struct drm_framebuffer_funcs intel_fb_funcs = { | |
12774 | .destroy = intel_user_framebuffer_destroy, | |
12775 | .create_handle = intel_user_framebuffer_create_handle, | |
12776 | }; | |
12777 | ||
b321803d DL |
12778 | static |
12779 | u32 intel_fb_pitch_limit(struct drm_device *dev, uint64_t fb_modifier, | |
12780 | uint32_t pixel_format) | |
12781 | { | |
12782 | u32 gen = INTEL_INFO(dev)->gen; | |
12783 | ||
12784 | if (gen >= 9) { | |
12785 | /* "The stride in bytes must not exceed the of the size of 8K | |
12786 | * pixels and 32K bytes." | |
12787 | */ | |
12788 | return min(8192*drm_format_plane_cpp(pixel_format, 0), 32768); | |
12789 | } else if (gen >= 5 && !IS_VALLEYVIEW(dev)) { | |
12790 | return 32*1024; | |
12791 | } else if (gen >= 4) { | |
12792 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
12793 | return 16*1024; | |
12794 | else | |
12795 | return 32*1024; | |
12796 | } else if (gen >= 3) { | |
12797 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
12798 | return 8*1024; | |
12799 | else | |
12800 | return 16*1024; | |
12801 | } else { | |
12802 | /* XXX DSPC is limited to 4k tiled */ | |
12803 | return 8*1024; | |
12804 | } | |
12805 | } | |
12806 | ||
b5ea642a DV |
12807 | static int intel_framebuffer_init(struct drm_device *dev, |
12808 | struct intel_framebuffer *intel_fb, | |
12809 | struct drm_mode_fb_cmd2 *mode_cmd, | |
12810 | struct drm_i915_gem_object *obj) | |
79e53945 | 12811 | { |
a57ce0b2 | 12812 | int aligned_height; |
79e53945 | 12813 | int ret; |
b321803d | 12814 | u32 pitch_limit, stride_alignment; |
79e53945 | 12815 | |
dd4916c5 DV |
12816 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
12817 | ||
2a80eada DV |
12818 | if (mode_cmd->flags & DRM_MODE_FB_MODIFIERS) { |
12819 | /* Enforce that fb modifier and tiling mode match, but only for | |
12820 | * X-tiled. This is needed for FBC. */ | |
12821 | if (!!(obj->tiling_mode == I915_TILING_X) != | |
12822 | !!(mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED)) { | |
12823 | DRM_DEBUG("tiling_mode doesn't match fb modifier\n"); | |
12824 | return -EINVAL; | |
12825 | } | |
12826 | } else { | |
12827 | if (obj->tiling_mode == I915_TILING_X) | |
12828 | mode_cmd->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
12829 | else if (obj->tiling_mode == I915_TILING_Y) { | |
12830 | DRM_DEBUG("No Y tiling for legacy addfb\n"); | |
12831 | return -EINVAL; | |
12832 | } | |
12833 | } | |
12834 | ||
9a8f0a12 TU |
12835 | /* Passed in modifier sanity checking. */ |
12836 | switch (mode_cmd->modifier[0]) { | |
12837 | case I915_FORMAT_MOD_Y_TILED: | |
12838 | case I915_FORMAT_MOD_Yf_TILED: | |
12839 | if (INTEL_INFO(dev)->gen < 9) { | |
12840 | DRM_DEBUG("Unsupported tiling 0x%llx!\n", | |
12841 | mode_cmd->modifier[0]); | |
12842 | return -EINVAL; | |
12843 | } | |
12844 | case DRM_FORMAT_MOD_NONE: | |
12845 | case I915_FORMAT_MOD_X_TILED: | |
12846 | break; | |
12847 | default: | |
12848 | DRM_ERROR("Unsupported fb modifier 0x%llx!\n", | |
12849 | mode_cmd->modifier[0]); | |
57cd6508 | 12850 | return -EINVAL; |
c16ed4be | 12851 | } |
57cd6508 | 12852 | |
b321803d DL |
12853 | stride_alignment = intel_fb_stride_alignment(dev, mode_cmd->modifier[0], |
12854 | mode_cmd->pixel_format); | |
12855 | if (mode_cmd->pitches[0] & (stride_alignment - 1)) { | |
12856 | DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n", | |
12857 | mode_cmd->pitches[0], stride_alignment); | |
57cd6508 | 12858 | return -EINVAL; |
c16ed4be | 12859 | } |
57cd6508 | 12860 | |
b321803d DL |
12861 | pitch_limit = intel_fb_pitch_limit(dev, mode_cmd->modifier[0], |
12862 | mode_cmd->pixel_format); | |
a35cdaa0 | 12863 | if (mode_cmd->pitches[0] > pitch_limit) { |
b321803d DL |
12864 | DRM_DEBUG("%s pitch (%u) must be at less than %d\n", |
12865 | mode_cmd->modifier[0] != DRM_FORMAT_MOD_NONE ? | |
2a80eada | 12866 | "tiled" : "linear", |
a35cdaa0 | 12867 | mode_cmd->pitches[0], pitch_limit); |
5d7bd705 | 12868 | return -EINVAL; |
c16ed4be | 12869 | } |
5d7bd705 | 12870 | |
2a80eada | 12871 | if (mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED && |
c16ed4be CW |
12872 | mode_cmd->pitches[0] != obj->stride) { |
12873 | DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n", | |
12874 | mode_cmd->pitches[0], obj->stride); | |
5d7bd705 | 12875 | return -EINVAL; |
c16ed4be | 12876 | } |
5d7bd705 | 12877 | |
57779d06 | 12878 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 12879 | switch (mode_cmd->pixel_format) { |
57779d06 | 12880 | case DRM_FORMAT_C8: |
04b3924d VS |
12881 | case DRM_FORMAT_RGB565: |
12882 | case DRM_FORMAT_XRGB8888: | |
12883 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
12884 | break; |
12885 | case DRM_FORMAT_XRGB1555: | |
12886 | case DRM_FORMAT_ARGB1555: | |
c16ed4be | 12887 | if (INTEL_INFO(dev)->gen > 3) { |
4ee62c76 VS |
12888 | DRM_DEBUG("unsupported pixel format: %s\n", |
12889 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 12890 | return -EINVAL; |
c16ed4be | 12891 | } |
57779d06 VS |
12892 | break; |
12893 | case DRM_FORMAT_XBGR8888: | |
12894 | case DRM_FORMAT_ABGR8888: | |
04b3924d VS |
12895 | case DRM_FORMAT_XRGB2101010: |
12896 | case DRM_FORMAT_ARGB2101010: | |
57779d06 VS |
12897 | case DRM_FORMAT_XBGR2101010: |
12898 | case DRM_FORMAT_ABGR2101010: | |
c16ed4be | 12899 | if (INTEL_INFO(dev)->gen < 4) { |
4ee62c76 VS |
12900 | DRM_DEBUG("unsupported pixel format: %s\n", |
12901 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 12902 | return -EINVAL; |
c16ed4be | 12903 | } |
b5626747 | 12904 | break; |
04b3924d VS |
12905 | case DRM_FORMAT_YUYV: |
12906 | case DRM_FORMAT_UYVY: | |
12907 | case DRM_FORMAT_YVYU: | |
12908 | case DRM_FORMAT_VYUY: | |
c16ed4be | 12909 | if (INTEL_INFO(dev)->gen < 5) { |
4ee62c76 VS |
12910 | DRM_DEBUG("unsupported pixel format: %s\n", |
12911 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 12912 | return -EINVAL; |
c16ed4be | 12913 | } |
57cd6508 CW |
12914 | break; |
12915 | default: | |
4ee62c76 VS |
12916 | DRM_DEBUG("unsupported pixel format: %s\n", |
12917 | drm_get_format_name(mode_cmd->pixel_format)); | |
57cd6508 CW |
12918 | return -EINVAL; |
12919 | } | |
12920 | ||
90f9a336 VS |
12921 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
12922 | if (mode_cmd->offsets[0] != 0) | |
12923 | return -EINVAL; | |
12924 | ||
ec2c981e | 12925 | aligned_height = intel_fb_align_height(dev, mode_cmd->height, |
091df6cb DV |
12926 | mode_cmd->pixel_format, |
12927 | mode_cmd->modifier[0]); | |
53155c0a DV |
12928 | /* FIXME drm helper for size checks (especially planar formats)? */ |
12929 | if (obj->base.size < aligned_height * mode_cmd->pitches[0]) | |
12930 | return -EINVAL; | |
12931 | ||
c7d73f6a DV |
12932 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); |
12933 | intel_fb->obj = obj; | |
80075d49 | 12934 | intel_fb->obj->framebuffer_references++; |
c7d73f6a | 12935 | |
79e53945 JB |
12936 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
12937 | if (ret) { | |
12938 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
12939 | return ret; | |
12940 | } | |
12941 | ||
79e53945 JB |
12942 | return 0; |
12943 | } | |
12944 | ||
79e53945 JB |
12945 | static struct drm_framebuffer * |
12946 | intel_user_framebuffer_create(struct drm_device *dev, | |
12947 | struct drm_file *filp, | |
308e5bcb | 12948 | struct drm_mode_fb_cmd2 *mode_cmd) |
79e53945 | 12949 | { |
05394f39 | 12950 | struct drm_i915_gem_object *obj; |
79e53945 | 12951 | |
308e5bcb JB |
12952 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
12953 | mode_cmd->handles[0])); | |
c8725226 | 12954 | if (&obj->base == NULL) |
cce13ff7 | 12955 | return ERR_PTR(-ENOENT); |
79e53945 | 12956 | |
d2dff872 | 12957 | return intel_framebuffer_create(dev, mode_cmd, obj); |
79e53945 JB |
12958 | } |
12959 | ||
4520f53a | 12960 | #ifndef CONFIG_DRM_I915_FBDEV |
0632fef6 | 12961 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
4520f53a DV |
12962 | { |
12963 | } | |
12964 | #endif | |
12965 | ||
79e53945 | 12966 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 12967 | .fb_create = intel_user_framebuffer_create, |
0632fef6 | 12968 | .output_poll_changed = intel_fbdev_output_poll_changed, |
5ee67f1c MR |
12969 | .atomic_check = intel_atomic_check, |
12970 | .atomic_commit = intel_atomic_commit, | |
79e53945 JB |
12971 | }; |
12972 | ||
e70236a8 JB |
12973 | /* Set up chip specific display functions */ |
12974 | static void intel_init_display(struct drm_device *dev) | |
12975 | { | |
12976 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12977 | ||
ee9300bb DV |
12978 | if (HAS_PCH_SPLIT(dev) || IS_G4X(dev)) |
12979 | dev_priv->display.find_dpll = g4x_find_best_dpll; | |
ef9348c8 CML |
12980 | else if (IS_CHERRYVIEW(dev)) |
12981 | dev_priv->display.find_dpll = chv_find_best_dpll; | |
ee9300bb DV |
12982 | else if (IS_VALLEYVIEW(dev)) |
12983 | dev_priv->display.find_dpll = vlv_find_best_dpll; | |
12984 | else if (IS_PINEVIEW(dev)) | |
12985 | dev_priv->display.find_dpll = pnv_find_best_dpll; | |
12986 | else | |
12987 | dev_priv->display.find_dpll = i9xx_find_best_dpll; | |
12988 | ||
bc8d7dff DL |
12989 | if (INTEL_INFO(dev)->gen >= 9) { |
12990 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; | |
5724dbd1 DL |
12991 | dev_priv->display.get_initial_plane_config = |
12992 | skylake_get_initial_plane_config; | |
bc8d7dff DL |
12993 | dev_priv->display.crtc_compute_clock = |
12994 | haswell_crtc_compute_clock; | |
12995 | dev_priv->display.crtc_enable = haswell_crtc_enable; | |
12996 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
12997 | dev_priv->display.off = ironlake_crtc_off; | |
12998 | dev_priv->display.update_primary_plane = | |
12999 | skylake_update_primary_plane; | |
13000 | } else if (HAS_DDI(dev)) { | |
0e8ffe1b | 13001 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
13002 | dev_priv->display.get_initial_plane_config = |
13003 | ironlake_get_initial_plane_config; | |
797d0259 ACO |
13004 | dev_priv->display.crtc_compute_clock = |
13005 | haswell_crtc_compute_clock; | |
4f771f10 PZ |
13006 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
13007 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
df8ad70c | 13008 | dev_priv->display.off = ironlake_crtc_off; |
bc8d7dff DL |
13009 | dev_priv->display.update_primary_plane = |
13010 | ironlake_update_primary_plane; | |
09b4ddf9 | 13011 | } else if (HAS_PCH_SPLIT(dev)) { |
0e8ffe1b | 13012 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
5724dbd1 DL |
13013 | dev_priv->display.get_initial_plane_config = |
13014 | ironlake_get_initial_plane_config; | |
3fb37703 ACO |
13015 | dev_priv->display.crtc_compute_clock = |
13016 | ironlake_crtc_compute_clock; | |
76e5a89c DV |
13017 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
13018 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
ee7b9f93 | 13019 | dev_priv->display.off = ironlake_crtc_off; |
262ca2b0 MR |
13020 | dev_priv->display.update_primary_plane = |
13021 | ironlake_update_primary_plane; | |
89b667f8 JB |
13022 | } else if (IS_VALLEYVIEW(dev)) { |
13023 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
5724dbd1 DL |
13024 | dev_priv->display.get_initial_plane_config = |
13025 | i9xx_get_initial_plane_config; | |
d6dfee7a | 13026 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
89b667f8 JB |
13027 | dev_priv->display.crtc_enable = valleyview_crtc_enable; |
13028 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
13029 | dev_priv->display.off = i9xx_crtc_off; | |
262ca2b0 MR |
13030 | dev_priv->display.update_primary_plane = |
13031 | i9xx_update_primary_plane; | |
f564048e | 13032 | } else { |
0e8ffe1b | 13033 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
13034 | dev_priv->display.get_initial_plane_config = |
13035 | i9xx_get_initial_plane_config; | |
d6dfee7a | 13036 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
76e5a89c DV |
13037 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
13038 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
ee7b9f93 | 13039 | dev_priv->display.off = i9xx_crtc_off; |
262ca2b0 MR |
13040 | dev_priv->display.update_primary_plane = |
13041 | i9xx_update_primary_plane; | |
f564048e | 13042 | } |
e70236a8 | 13043 | |
e70236a8 | 13044 | /* Returns the core display clock speed */ |
25eb05fc JB |
13045 | if (IS_VALLEYVIEW(dev)) |
13046 | dev_priv->display.get_display_clock_speed = | |
13047 | valleyview_get_display_clock_speed; | |
13048 | else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev))) | |
e70236a8 JB |
13049 | dev_priv->display.get_display_clock_speed = |
13050 | i945_get_display_clock_speed; | |
13051 | else if (IS_I915G(dev)) | |
13052 | dev_priv->display.get_display_clock_speed = | |
13053 | i915_get_display_clock_speed; | |
257a7ffc | 13054 | else if (IS_I945GM(dev) || IS_845G(dev)) |
e70236a8 JB |
13055 | dev_priv->display.get_display_clock_speed = |
13056 | i9xx_misc_get_display_clock_speed; | |
257a7ffc DV |
13057 | else if (IS_PINEVIEW(dev)) |
13058 | dev_priv->display.get_display_clock_speed = | |
13059 | pnv_get_display_clock_speed; | |
e70236a8 JB |
13060 | else if (IS_I915GM(dev)) |
13061 | dev_priv->display.get_display_clock_speed = | |
13062 | i915gm_get_display_clock_speed; | |
13063 | else if (IS_I865G(dev)) | |
13064 | dev_priv->display.get_display_clock_speed = | |
13065 | i865_get_display_clock_speed; | |
f0f8a9ce | 13066 | else if (IS_I85X(dev)) |
e70236a8 JB |
13067 | dev_priv->display.get_display_clock_speed = |
13068 | i855_get_display_clock_speed; | |
13069 | else /* 852, 830 */ | |
13070 | dev_priv->display.get_display_clock_speed = | |
13071 | i830_get_display_clock_speed; | |
13072 | ||
7c10a2b5 | 13073 | if (IS_GEN5(dev)) { |
3bb11b53 | 13074 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
3bb11b53 SJ |
13075 | } else if (IS_GEN6(dev)) { |
13076 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; | |
3bb11b53 SJ |
13077 | } else if (IS_IVYBRIDGE(dev)) { |
13078 | /* FIXME: detect B0+ stepping and use auto training */ | |
13079 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
3bb11b53 SJ |
13080 | dev_priv->display.modeset_global_resources = |
13081 | ivb_modeset_global_resources; | |
059b2fe9 | 13082 | } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
3bb11b53 | 13083 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
30a970c6 JB |
13084 | } else if (IS_VALLEYVIEW(dev)) { |
13085 | dev_priv->display.modeset_global_resources = | |
13086 | valleyview_modeset_global_resources; | |
e70236a8 | 13087 | } |
8c9f3aaf | 13088 | |
8c9f3aaf JB |
13089 | switch (INTEL_INFO(dev)->gen) { |
13090 | case 2: | |
13091 | dev_priv->display.queue_flip = intel_gen2_queue_flip; | |
13092 | break; | |
13093 | ||
13094 | case 3: | |
13095 | dev_priv->display.queue_flip = intel_gen3_queue_flip; | |
13096 | break; | |
13097 | ||
13098 | case 4: | |
13099 | case 5: | |
13100 | dev_priv->display.queue_flip = intel_gen4_queue_flip; | |
13101 | break; | |
13102 | ||
13103 | case 6: | |
13104 | dev_priv->display.queue_flip = intel_gen6_queue_flip; | |
13105 | break; | |
7c9017e5 | 13106 | case 7: |
4e0bbc31 | 13107 | case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */ |
7c9017e5 JB |
13108 | dev_priv->display.queue_flip = intel_gen7_queue_flip; |
13109 | break; | |
830c81db | 13110 | case 9: |
ba343e02 TU |
13111 | /* Drop through - unsupported since execlist only. */ |
13112 | default: | |
13113 | /* Default just returns -ENODEV to indicate unsupported */ | |
13114 | dev_priv->display.queue_flip = intel_default_queue_flip; | |
8c9f3aaf | 13115 | } |
7bd688cd JN |
13116 | |
13117 | intel_panel_init_backlight_funcs(dev); | |
e39b999a VS |
13118 | |
13119 | mutex_init(&dev_priv->pps_mutex); | |
e70236a8 JB |
13120 | } |
13121 | ||
b690e96c JB |
13122 | /* |
13123 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
13124 | * resume, or other times. This quirk makes sure that's the case for | |
13125 | * affected systems. | |
13126 | */ | |
0206e353 | 13127 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
13128 | { |
13129 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13130 | ||
13131 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 13132 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
13133 | } |
13134 | ||
b6b5d049 VS |
13135 | static void quirk_pipeb_force(struct drm_device *dev) |
13136 | { | |
13137 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13138 | ||
13139 | dev_priv->quirks |= QUIRK_PIPEB_FORCE; | |
13140 | DRM_INFO("applying pipe b force quirk\n"); | |
13141 | } | |
13142 | ||
435793df KP |
13143 | /* |
13144 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
13145 | */ | |
13146 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
13147 | { | |
13148 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13149 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 13150 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
13151 | } |
13152 | ||
4dca20ef | 13153 | /* |
5a15ab5b CE |
13154 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
13155 | * brightness value | |
4dca20ef CE |
13156 | */ |
13157 | static void quirk_invert_brightness(struct drm_device *dev) | |
13158 | { | |
13159 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13160 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 13161 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
13162 | } |
13163 | ||
9c72cc6f SD |
13164 | /* Some VBT's incorrectly indicate no backlight is present */ |
13165 | static void quirk_backlight_present(struct drm_device *dev) | |
13166 | { | |
13167 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13168 | dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT; | |
13169 | DRM_INFO("applying backlight present quirk\n"); | |
13170 | } | |
13171 | ||
b690e96c JB |
13172 | struct intel_quirk { |
13173 | int device; | |
13174 | int subsystem_vendor; | |
13175 | int subsystem_device; | |
13176 | void (*hook)(struct drm_device *dev); | |
13177 | }; | |
13178 | ||
5f85f176 EE |
13179 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
13180 | struct intel_dmi_quirk { | |
13181 | void (*hook)(struct drm_device *dev); | |
13182 | const struct dmi_system_id (*dmi_id_list)[]; | |
13183 | }; | |
13184 | ||
13185 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
13186 | { | |
13187 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
13188 | return 1; | |
13189 | } | |
13190 | ||
13191 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
13192 | { | |
13193 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
13194 | { | |
13195 | .callback = intel_dmi_reverse_brightness, | |
13196 | .ident = "NCR Corporation", | |
13197 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
13198 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
13199 | }, | |
13200 | }, | |
13201 | { } /* terminating entry */ | |
13202 | }, | |
13203 | .hook = quirk_invert_brightness, | |
13204 | }, | |
13205 | }; | |
13206 | ||
c43b5634 | 13207 | static struct intel_quirk intel_quirks[] = { |
b690e96c | 13208 | /* HP Mini needs pipe A force quirk (LP: #322104) */ |
0206e353 | 13209 | { 0x27ae, 0x103c, 0x361a, quirk_pipea_force }, |
b690e96c | 13210 | |
b690e96c JB |
13211 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ |
13212 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
13213 | ||
b690e96c JB |
13214 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ |
13215 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
13216 | ||
5f080c0f VS |
13217 | /* 830 needs to leave pipe A & dpll A up */ |
13218 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, | |
13219 | ||
b6b5d049 VS |
13220 | /* 830 needs to leave pipe B & dpll B up */ |
13221 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force }, | |
13222 | ||
435793df KP |
13223 | /* Lenovo U160 cannot use SSC on LVDS */ |
13224 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
13225 | |
13226 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
13227 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 13228 | |
be505f64 AH |
13229 | /* Acer Aspire 5734Z must invert backlight brightness */ |
13230 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
13231 | ||
13232 | /* Acer/eMachines G725 */ | |
13233 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
13234 | ||
13235 | /* Acer/eMachines e725 */ | |
13236 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
13237 | ||
13238 | /* Acer/Packard Bell NCL20 */ | |
13239 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
13240 | ||
13241 | /* Acer Aspire 4736Z */ | |
13242 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
13243 | |
13244 | /* Acer Aspire 5336 */ | |
13245 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
2e93a1aa SD |
13246 | |
13247 | /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */ | |
13248 | { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present }, | |
d4967d8c | 13249 | |
dfb3d47b SD |
13250 | /* Acer C720 Chromebook (Core i3 4005U) */ |
13251 | { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present }, | |
13252 | ||
b2a9601c | 13253 | /* Apple Macbook 2,1 (Core 2 T7400) */ |
13254 | { 0x27a2, 0x8086, 0x7270, quirk_backlight_present }, | |
13255 | ||
d4967d8c SD |
13256 | /* Toshiba CB35 Chromebook (Celeron 2955U) */ |
13257 | { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present }, | |
724cb06f SD |
13258 | |
13259 | /* HP Chromebook 14 (Celeron 2955U) */ | |
13260 | { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present }, | |
cf6f0af9 JN |
13261 | |
13262 | /* Dell Chromebook 11 */ | |
13263 | { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present }, | |
b690e96c JB |
13264 | }; |
13265 | ||
13266 | static void intel_init_quirks(struct drm_device *dev) | |
13267 | { | |
13268 | struct pci_dev *d = dev->pdev; | |
13269 | int i; | |
13270 | ||
13271 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
13272 | struct intel_quirk *q = &intel_quirks[i]; | |
13273 | ||
13274 | if (d->device == q->device && | |
13275 | (d->subsystem_vendor == q->subsystem_vendor || | |
13276 | q->subsystem_vendor == PCI_ANY_ID) && | |
13277 | (d->subsystem_device == q->subsystem_device || | |
13278 | q->subsystem_device == PCI_ANY_ID)) | |
13279 | q->hook(dev); | |
13280 | } | |
5f85f176 EE |
13281 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
13282 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
13283 | intel_dmi_quirks[i].hook(dev); | |
13284 | } | |
b690e96c JB |
13285 | } |
13286 | ||
9cce37f4 JB |
13287 | /* Disable the VGA plane that we never use */ |
13288 | static void i915_disable_vga(struct drm_device *dev) | |
13289 | { | |
13290 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13291 | u8 sr1; | |
766aa1c4 | 13292 | u32 vga_reg = i915_vgacntrl_reg(dev); |
9cce37f4 | 13293 | |
2b37c616 | 13294 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
9cce37f4 | 13295 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 13296 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
13297 | sr1 = inb(VGA_SR_DATA); |
13298 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
13299 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
13300 | udelay(300); | |
13301 | ||
01f5a626 | 13302 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); |
9cce37f4 JB |
13303 | POSTING_READ(vga_reg); |
13304 | } | |
13305 | ||
f817586c DV |
13306 | void intel_modeset_init_hw(struct drm_device *dev) |
13307 | { | |
a8f78b58 ED |
13308 | intel_prepare_ddi(dev); |
13309 | ||
f8bf63fd VS |
13310 | if (IS_VALLEYVIEW(dev)) |
13311 | vlv_update_cdclk(dev); | |
13312 | ||
f817586c DV |
13313 | intel_init_clock_gating(dev); |
13314 | ||
8090c6b9 | 13315 | intel_enable_gt_powersave(dev); |
f817586c DV |
13316 | } |
13317 | ||
79e53945 JB |
13318 | void intel_modeset_init(struct drm_device *dev) |
13319 | { | |
652c393a | 13320 | struct drm_i915_private *dev_priv = dev->dev_private; |
1fe47785 | 13321 | int sprite, ret; |
8cc87b75 | 13322 | enum pipe pipe; |
46f297fb | 13323 | struct intel_crtc *crtc; |
79e53945 JB |
13324 | |
13325 | drm_mode_config_init(dev); | |
13326 | ||
13327 | dev->mode_config.min_width = 0; | |
13328 | dev->mode_config.min_height = 0; | |
13329 | ||
019d96cb DA |
13330 | dev->mode_config.preferred_depth = 24; |
13331 | dev->mode_config.prefer_shadow = 1; | |
13332 | ||
25bab385 TU |
13333 | dev->mode_config.allow_fb_modifiers = true; |
13334 | ||
e6ecefaa | 13335 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 13336 | |
b690e96c JB |
13337 | intel_init_quirks(dev); |
13338 | ||
1fa61106 ED |
13339 | intel_init_pm(dev); |
13340 | ||
e3c74757 BW |
13341 | if (INTEL_INFO(dev)->num_pipes == 0) |
13342 | return; | |
13343 | ||
e70236a8 | 13344 | intel_init_display(dev); |
7c10a2b5 | 13345 | intel_init_audio(dev); |
e70236a8 | 13346 | |
a6c45cf0 CW |
13347 | if (IS_GEN2(dev)) { |
13348 | dev->mode_config.max_width = 2048; | |
13349 | dev->mode_config.max_height = 2048; | |
13350 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
13351 | dev->mode_config.max_width = 4096; |
13352 | dev->mode_config.max_height = 4096; | |
79e53945 | 13353 | } else { |
a6c45cf0 CW |
13354 | dev->mode_config.max_width = 8192; |
13355 | dev->mode_config.max_height = 8192; | |
79e53945 | 13356 | } |
068be561 | 13357 | |
dc41c154 VS |
13358 | if (IS_845G(dev) || IS_I865G(dev)) { |
13359 | dev->mode_config.cursor_width = IS_845G(dev) ? 64 : 512; | |
13360 | dev->mode_config.cursor_height = 1023; | |
13361 | } else if (IS_GEN2(dev)) { | |
068be561 DL |
13362 | dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH; |
13363 | dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT; | |
13364 | } else { | |
13365 | dev->mode_config.cursor_width = MAX_CURSOR_WIDTH; | |
13366 | dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT; | |
13367 | } | |
13368 | ||
5d4545ae | 13369 | dev->mode_config.fb_base = dev_priv->gtt.mappable_base; |
79e53945 | 13370 | |
28c97730 | 13371 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
7eb552ae BW |
13372 | INTEL_INFO(dev)->num_pipes, |
13373 | INTEL_INFO(dev)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 13374 | |
055e393f | 13375 | for_each_pipe(dev_priv, pipe) { |
8cc87b75 | 13376 | intel_crtc_init(dev, pipe); |
3bdcfc0c | 13377 | for_each_sprite(dev_priv, pipe, sprite) { |
1fe47785 | 13378 | ret = intel_plane_init(dev, pipe, sprite); |
7f1f3851 | 13379 | if (ret) |
06da8da2 | 13380 | DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n", |
1fe47785 | 13381 | pipe_name(pipe), sprite_name(pipe, sprite), ret); |
7f1f3851 | 13382 | } |
79e53945 JB |
13383 | } |
13384 | ||
f42bb70d JB |
13385 | intel_init_dpio(dev); |
13386 | ||
e72f9fbf | 13387 | intel_shared_dpll_init(dev); |
ee7b9f93 | 13388 | |
9cce37f4 JB |
13389 | /* Just disable it once at startup */ |
13390 | i915_disable_vga(dev); | |
79e53945 | 13391 | intel_setup_outputs(dev); |
11be49eb CW |
13392 | |
13393 | /* Just in case the BIOS is doing something questionable. */ | |
7ff0ebcc | 13394 | intel_fbc_disable(dev); |
fa9fa083 | 13395 | |
6e9f798d | 13396 | drm_modeset_lock_all(dev); |
fa9fa083 | 13397 | intel_modeset_setup_hw_state(dev, false); |
6e9f798d | 13398 | drm_modeset_unlock_all(dev); |
46f297fb | 13399 | |
d3fcc808 | 13400 | for_each_intel_crtc(dev, crtc) { |
46f297fb JB |
13401 | if (!crtc->active) |
13402 | continue; | |
13403 | ||
46f297fb | 13404 | /* |
46f297fb JB |
13405 | * Note that reserving the BIOS fb up front prevents us |
13406 | * from stuffing other stolen allocations like the ring | |
13407 | * on top. This prevents some ugliness at boot time, and | |
13408 | * can even allow for smooth boot transitions if the BIOS | |
13409 | * fb is large enough for the active pipe configuration. | |
13410 | */ | |
5724dbd1 DL |
13411 | if (dev_priv->display.get_initial_plane_config) { |
13412 | dev_priv->display.get_initial_plane_config(crtc, | |
46f297fb JB |
13413 | &crtc->plane_config); |
13414 | /* | |
13415 | * If the fb is shared between multiple heads, we'll | |
13416 | * just get the first one. | |
13417 | */ | |
484b41dd | 13418 | intel_find_plane_obj(crtc, &crtc->plane_config); |
46f297fb | 13419 | } |
46f297fb | 13420 | } |
2c7111db CW |
13421 | } |
13422 | ||
7fad798e DV |
13423 | static void intel_enable_pipe_a(struct drm_device *dev) |
13424 | { | |
13425 | struct intel_connector *connector; | |
13426 | struct drm_connector *crt = NULL; | |
13427 | struct intel_load_detect_pipe load_detect_temp; | |
208bf9fd | 13428 | struct drm_modeset_acquire_ctx *ctx = dev->mode_config.acquire_ctx; |
7fad798e DV |
13429 | |
13430 | /* We can't just switch on the pipe A, we need to set things up with a | |
13431 | * proper mode and output configuration. As a gross hack, enable pipe A | |
13432 | * by enabling the load detect pipe once. */ | |
3a3371ff | 13433 | for_each_intel_connector(dev, connector) { |
7fad798e DV |
13434 | if (connector->encoder->type == INTEL_OUTPUT_ANALOG) { |
13435 | crt = &connector->base; | |
13436 | break; | |
13437 | } | |
13438 | } | |
13439 | ||
13440 | if (!crt) | |
13441 | return; | |
13442 | ||
208bf9fd VS |
13443 | if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, ctx)) |
13444 | intel_release_load_detect_pipe(crt, &load_detect_temp); | |
7fad798e DV |
13445 | } |
13446 | ||
fa555837 DV |
13447 | static bool |
13448 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
13449 | { | |
7eb552ae BW |
13450 | struct drm_device *dev = crtc->base.dev; |
13451 | struct drm_i915_private *dev_priv = dev->dev_private; | |
fa555837 DV |
13452 | u32 reg, val; |
13453 | ||
7eb552ae | 13454 | if (INTEL_INFO(dev)->num_pipes == 1) |
fa555837 DV |
13455 | return true; |
13456 | ||
13457 | reg = DSPCNTR(!crtc->plane); | |
13458 | val = I915_READ(reg); | |
13459 | ||
13460 | if ((val & DISPLAY_PLANE_ENABLE) && | |
13461 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
13462 | return false; | |
13463 | ||
13464 | return true; | |
13465 | } | |
13466 | ||
24929352 DV |
13467 | static void intel_sanitize_crtc(struct intel_crtc *crtc) |
13468 | { | |
13469 | struct drm_device *dev = crtc->base.dev; | |
13470 | struct drm_i915_private *dev_priv = dev->dev_private; | |
fa555837 | 13471 | u32 reg; |
24929352 | 13472 | |
24929352 | 13473 | /* Clear any frame start delays used for debugging left by the BIOS */ |
6e3c9717 | 13474 | reg = PIPECONF(crtc->config->cpu_transcoder); |
24929352 DV |
13475 | I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); |
13476 | ||
d3eaf884 | 13477 | /* restore vblank interrupts to correct state */ |
9625604c | 13478 | drm_crtc_vblank_reset(&crtc->base); |
d297e103 VS |
13479 | if (crtc->active) { |
13480 | update_scanline_offset(crtc); | |
9625604c DV |
13481 | drm_crtc_vblank_on(&crtc->base); |
13482 | } | |
d3eaf884 | 13483 | |
24929352 | 13484 | /* We need to sanitize the plane -> pipe mapping first because this will |
fa555837 DV |
13485 | * disable the crtc (and hence change the state) if it is wrong. Note |
13486 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
13487 | if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) { | |
24929352 DV |
13488 | struct intel_connector *connector; |
13489 | bool plane; | |
13490 | ||
24929352 DV |
13491 | DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n", |
13492 | crtc->base.base.id); | |
13493 | ||
13494 | /* Pipe has the wrong plane attached and the plane is active. | |
13495 | * Temporarily change the plane mapping and disable everything | |
13496 | * ... */ | |
13497 | plane = crtc->plane; | |
13498 | crtc->plane = !plane; | |
9c8958bc | 13499 | crtc->primary_enabled = true; |
24929352 DV |
13500 | dev_priv->display.crtc_disable(&crtc->base); |
13501 | crtc->plane = plane; | |
13502 | ||
13503 | /* ... and break all links. */ | |
3a3371ff | 13504 | for_each_intel_connector(dev, connector) { |
24929352 DV |
13505 | if (connector->encoder->base.crtc != &crtc->base) |
13506 | continue; | |
13507 | ||
7f1950fb EE |
13508 | connector->base.dpms = DRM_MODE_DPMS_OFF; |
13509 | connector->base.encoder = NULL; | |
24929352 | 13510 | } |
7f1950fb EE |
13511 | /* multiple connectors may have the same encoder: |
13512 | * handle them and break crtc link separately */ | |
3a3371ff | 13513 | for_each_intel_connector(dev, connector) |
7f1950fb EE |
13514 | if (connector->encoder->base.crtc == &crtc->base) { |
13515 | connector->encoder->base.crtc = NULL; | |
13516 | connector->encoder->connectors_active = false; | |
13517 | } | |
24929352 DV |
13518 | |
13519 | WARN_ON(crtc->active); | |
83d65738 | 13520 | crtc->base.state->enable = false; |
24929352 DV |
13521 | crtc->base.enabled = false; |
13522 | } | |
24929352 | 13523 | |
7fad798e DV |
13524 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
13525 | crtc->pipe == PIPE_A && !crtc->active) { | |
13526 | /* BIOS forgot to enable pipe A, this mostly happens after | |
13527 | * resume. Force-enable the pipe to fix this, the update_dpms | |
13528 | * call below we restore the pipe to the right state, but leave | |
13529 | * the required bits on. */ | |
13530 | intel_enable_pipe_a(dev); | |
13531 | } | |
13532 | ||
24929352 DV |
13533 | /* Adjust the state of the output pipe according to whether we |
13534 | * have active connectors/encoders. */ | |
13535 | intel_crtc_update_dpms(&crtc->base); | |
13536 | ||
83d65738 | 13537 | if (crtc->active != crtc->base.state->enable) { |
24929352 DV |
13538 | struct intel_encoder *encoder; |
13539 | ||
13540 | /* This can happen either due to bugs in the get_hw_state | |
13541 | * functions or because the pipe is force-enabled due to the | |
13542 | * pipe A quirk. */ | |
13543 | DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n", | |
13544 | crtc->base.base.id, | |
83d65738 | 13545 | crtc->base.state->enable ? "enabled" : "disabled", |
24929352 DV |
13546 | crtc->active ? "enabled" : "disabled"); |
13547 | ||
83d65738 | 13548 | crtc->base.state->enable = crtc->active; |
24929352 DV |
13549 | crtc->base.enabled = crtc->active; |
13550 | ||
13551 | /* Because we only establish the connector -> encoder -> | |
13552 | * crtc links if something is active, this means the | |
13553 | * crtc is now deactivated. Break the links. connector | |
13554 | * -> encoder links are only establish when things are | |
13555 | * actually up, hence no need to break them. */ | |
13556 | WARN_ON(crtc->active); | |
13557 | ||
13558 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) { | |
13559 | WARN_ON(encoder->connectors_active); | |
13560 | encoder->base.crtc = NULL; | |
13561 | } | |
13562 | } | |
c5ab3bc0 | 13563 | |
a3ed6aad | 13564 | if (crtc->active || HAS_GMCH_DISPLAY(dev)) { |
4cc31489 DV |
13565 | /* |
13566 | * We start out with underrun reporting disabled to avoid races. | |
13567 | * For correct bookkeeping mark this on active crtcs. | |
13568 | * | |
c5ab3bc0 DV |
13569 | * Also on gmch platforms we dont have any hardware bits to |
13570 | * disable the underrun reporting. Which means we need to start | |
13571 | * out with underrun reporting disabled also on inactive pipes, | |
13572 | * since otherwise we'll complain about the garbage we read when | |
13573 | * e.g. coming up after runtime pm. | |
13574 | * | |
4cc31489 DV |
13575 | * No protection against concurrent access is required - at |
13576 | * worst a fifo underrun happens which also sets this to false. | |
13577 | */ | |
13578 | crtc->cpu_fifo_underrun_disabled = true; | |
13579 | crtc->pch_fifo_underrun_disabled = true; | |
13580 | } | |
24929352 DV |
13581 | } |
13582 | ||
13583 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
13584 | { | |
13585 | struct intel_connector *connector; | |
13586 | struct drm_device *dev = encoder->base.dev; | |
13587 | ||
13588 | /* We need to check both for a crtc link (meaning that the | |
13589 | * encoder is active and trying to read from a pipe) and the | |
13590 | * pipe itself being active. */ | |
13591 | bool has_active_crtc = encoder->base.crtc && | |
13592 | to_intel_crtc(encoder->base.crtc)->active; | |
13593 | ||
13594 | if (encoder->connectors_active && !has_active_crtc) { | |
13595 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", | |
13596 | encoder->base.base.id, | |
8e329a03 | 13597 | encoder->base.name); |
24929352 DV |
13598 | |
13599 | /* Connector is active, but has no active pipe. This is | |
13600 | * fallout from our resume register restoring. Disable | |
13601 | * the encoder manually again. */ | |
13602 | if (encoder->base.crtc) { | |
13603 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", | |
13604 | encoder->base.base.id, | |
8e329a03 | 13605 | encoder->base.name); |
24929352 | 13606 | encoder->disable(encoder); |
a62d1497 VS |
13607 | if (encoder->post_disable) |
13608 | encoder->post_disable(encoder); | |
24929352 | 13609 | } |
7f1950fb EE |
13610 | encoder->base.crtc = NULL; |
13611 | encoder->connectors_active = false; | |
24929352 DV |
13612 | |
13613 | /* Inconsistent output/port/pipe state happens presumably due to | |
13614 | * a bug in one of the get_hw_state functions. Or someplace else | |
13615 | * in our code, like the register restore mess on resume. Clamp | |
13616 | * things to off as a safer default. */ | |
3a3371ff | 13617 | for_each_intel_connector(dev, connector) { |
24929352 DV |
13618 | if (connector->encoder != encoder) |
13619 | continue; | |
7f1950fb EE |
13620 | connector->base.dpms = DRM_MODE_DPMS_OFF; |
13621 | connector->base.encoder = NULL; | |
24929352 DV |
13622 | } |
13623 | } | |
13624 | /* Enabled encoders without active connectors will be fixed in | |
13625 | * the crtc fixup. */ | |
13626 | } | |
13627 | ||
04098753 | 13628 | void i915_redisable_vga_power_on(struct drm_device *dev) |
0fde901f KM |
13629 | { |
13630 | struct drm_i915_private *dev_priv = dev->dev_private; | |
766aa1c4 | 13631 | u32 vga_reg = i915_vgacntrl_reg(dev); |
0fde901f | 13632 | |
04098753 ID |
13633 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
13634 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
13635 | i915_disable_vga(dev); | |
13636 | } | |
13637 | } | |
13638 | ||
13639 | void i915_redisable_vga(struct drm_device *dev) | |
13640 | { | |
13641 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13642 | ||
8dc8a27c PZ |
13643 | /* This function can be called both from intel_modeset_setup_hw_state or |
13644 | * at a very early point in our resume sequence, where the power well | |
13645 | * structures are not yet restored. Since this function is at a very | |
13646 | * paranoid "someone might have enabled VGA while we were not looking" | |
13647 | * level, just check if the power well is enabled instead of trying to | |
13648 | * follow the "don't touch the power well if we don't need it" policy | |
13649 | * the rest of the driver uses. */ | |
f458ebbc | 13650 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
13651 | return; |
13652 | ||
04098753 | 13653 | i915_redisable_vga_power_on(dev); |
0fde901f KM |
13654 | } |
13655 | ||
98ec7739 VS |
13656 | static bool primary_get_hw_state(struct intel_crtc *crtc) |
13657 | { | |
13658 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
13659 | ||
13660 | if (!crtc->active) | |
13661 | return false; | |
13662 | ||
13663 | return I915_READ(DSPCNTR(crtc->plane)) & DISPLAY_PLANE_ENABLE; | |
13664 | } | |
13665 | ||
30e984df | 13666 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 DV |
13667 | { |
13668 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13669 | enum pipe pipe; | |
24929352 DV |
13670 | struct intel_crtc *crtc; |
13671 | struct intel_encoder *encoder; | |
13672 | struct intel_connector *connector; | |
5358901f | 13673 | int i; |
24929352 | 13674 | |
d3fcc808 | 13675 | for_each_intel_crtc(dev, crtc) { |
6e3c9717 | 13676 | memset(crtc->config, 0, sizeof(*crtc->config)); |
3b117c8f | 13677 | |
6e3c9717 | 13678 | crtc->config->quirks |= PIPE_CONFIG_QUIRK_INHERITED_MODE; |
9953599b | 13679 | |
0e8ffe1b | 13680 | crtc->active = dev_priv->display.get_pipe_config(crtc, |
6e3c9717 | 13681 | crtc->config); |
24929352 | 13682 | |
83d65738 | 13683 | crtc->base.state->enable = crtc->active; |
24929352 | 13684 | crtc->base.enabled = crtc->active; |
98ec7739 | 13685 | crtc->primary_enabled = primary_get_hw_state(crtc); |
24929352 DV |
13686 | |
13687 | DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n", | |
13688 | crtc->base.base.id, | |
13689 | crtc->active ? "enabled" : "disabled"); | |
13690 | } | |
13691 | ||
5358901f DV |
13692 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
13693 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
13694 | ||
3e369b76 ACO |
13695 | pll->on = pll->get_hw_state(dev_priv, pll, |
13696 | &pll->config.hw_state); | |
5358901f | 13697 | pll->active = 0; |
3e369b76 | 13698 | pll->config.crtc_mask = 0; |
d3fcc808 | 13699 | for_each_intel_crtc(dev, crtc) { |
1e6f2ddc | 13700 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) { |
5358901f | 13701 | pll->active++; |
3e369b76 | 13702 | pll->config.crtc_mask |= 1 << crtc->pipe; |
1e6f2ddc | 13703 | } |
5358901f | 13704 | } |
5358901f | 13705 | |
1e6f2ddc | 13706 | DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n", |
3e369b76 | 13707 | pll->name, pll->config.crtc_mask, pll->on); |
bd2bb1b9 | 13708 | |
3e369b76 | 13709 | if (pll->config.crtc_mask) |
bd2bb1b9 | 13710 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); |
5358901f DV |
13711 | } |
13712 | ||
b2784e15 | 13713 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
13714 | pipe = 0; |
13715 | ||
13716 | if (encoder->get_hw_state(encoder, &pipe)) { | |
045ac3b5 JB |
13717 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
13718 | encoder->base.crtc = &crtc->base; | |
6e3c9717 | 13719 | encoder->get_config(encoder, crtc->config); |
24929352 DV |
13720 | } else { |
13721 | encoder->base.crtc = NULL; | |
13722 | } | |
13723 | ||
13724 | encoder->connectors_active = false; | |
6f2bcceb | 13725 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
24929352 | 13726 | encoder->base.base.id, |
8e329a03 | 13727 | encoder->base.name, |
24929352 | 13728 | encoder->base.crtc ? "enabled" : "disabled", |
6f2bcceb | 13729 | pipe_name(pipe)); |
24929352 DV |
13730 | } |
13731 | ||
3a3371ff | 13732 | for_each_intel_connector(dev, connector) { |
24929352 DV |
13733 | if (connector->get_hw_state(connector)) { |
13734 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
13735 | connector->encoder->connectors_active = true; | |
13736 | connector->base.encoder = &connector->encoder->base; | |
13737 | } else { | |
13738 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
13739 | connector->base.encoder = NULL; | |
13740 | } | |
13741 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
13742 | connector->base.base.id, | |
c23cc417 | 13743 | connector->base.name, |
24929352 DV |
13744 | connector->base.encoder ? "enabled" : "disabled"); |
13745 | } | |
30e984df DV |
13746 | } |
13747 | ||
13748 | /* Scan out the current hw modeset state, sanitizes it and maps it into the drm | |
13749 | * and i915 state tracking structures. */ | |
13750 | void intel_modeset_setup_hw_state(struct drm_device *dev, | |
13751 | bool force_restore) | |
13752 | { | |
13753 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13754 | enum pipe pipe; | |
30e984df DV |
13755 | struct intel_crtc *crtc; |
13756 | struct intel_encoder *encoder; | |
35c95375 | 13757 | int i; |
30e984df DV |
13758 | |
13759 | intel_modeset_readout_hw_state(dev); | |
24929352 | 13760 | |
babea61d JB |
13761 | /* |
13762 | * Now that we have the config, copy it to each CRTC struct | |
13763 | * Note that this could go away if we move to using crtc_config | |
13764 | * checking everywhere. | |
13765 | */ | |
d3fcc808 | 13766 | for_each_intel_crtc(dev, crtc) { |
d330a953 | 13767 | if (crtc->active && i915.fastboot) { |
6e3c9717 ACO |
13768 | intel_mode_from_pipe_config(&crtc->base.mode, |
13769 | crtc->config); | |
babea61d JB |
13770 | DRM_DEBUG_KMS("[CRTC:%d] found active mode: ", |
13771 | crtc->base.base.id); | |
13772 | drm_mode_debug_printmodeline(&crtc->base.mode); | |
13773 | } | |
13774 | } | |
13775 | ||
24929352 | 13776 | /* HW state is read out, now we need to sanitize this mess. */ |
b2784e15 | 13777 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
13778 | intel_sanitize_encoder(encoder); |
13779 | } | |
13780 | ||
055e393f | 13781 | for_each_pipe(dev_priv, pipe) { |
24929352 DV |
13782 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
13783 | intel_sanitize_crtc(crtc); | |
6e3c9717 ACO |
13784 | intel_dump_pipe_config(crtc, crtc->config, |
13785 | "[setup_hw_state]"); | |
24929352 | 13786 | } |
9a935856 | 13787 | |
35c95375 DV |
13788 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
13789 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
13790 | ||
13791 | if (!pll->on || pll->active) | |
13792 | continue; | |
13793 | ||
13794 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
13795 | ||
13796 | pll->disable(dev_priv, pll); | |
13797 | pll->on = false; | |
13798 | } | |
13799 | ||
3078999f PB |
13800 | if (IS_GEN9(dev)) |
13801 | skl_wm_get_hw_state(dev); | |
13802 | else if (HAS_PCH_SPLIT(dev)) | |
243e6a44 VS |
13803 | ilk_wm_get_hw_state(dev); |
13804 | ||
45e2b5f6 | 13805 | if (force_restore) { |
7d0bc1ea VS |
13806 | i915_redisable_vga(dev); |
13807 | ||
f30da187 DV |
13808 | /* |
13809 | * We need to use raw interfaces for restoring state to avoid | |
13810 | * checking (bogus) intermediate states. | |
13811 | */ | |
055e393f | 13812 | for_each_pipe(dev_priv, pipe) { |
b5644d05 JB |
13813 | struct drm_crtc *crtc = |
13814 | dev_priv->pipe_to_crtc_mapping[pipe]; | |
f30da187 | 13815 | |
7f27126e JB |
13816 | intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, |
13817 | crtc->primary->fb); | |
45e2b5f6 DV |
13818 | } |
13819 | } else { | |
13820 | intel_modeset_update_staged_output_state(dev); | |
13821 | } | |
8af6cf88 DV |
13822 | |
13823 | intel_modeset_check_state(dev); | |
2c7111db CW |
13824 | } |
13825 | ||
13826 | void intel_modeset_gem_init(struct drm_device *dev) | |
13827 | { | |
92122789 | 13828 | struct drm_i915_private *dev_priv = dev->dev_private; |
484b41dd | 13829 | struct drm_crtc *c; |
2ff8fde1 | 13830 | struct drm_i915_gem_object *obj; |
484b41dd | 13831 | |
ae48434c ID |
13832 | mutex_lock(&dev->struct_mutex); |
13833 | intel_init_gt_powersave(dev); | |
13834 | mutex_unlock(&dev->struct_mutex); | |
13835 | ||
92122789 JB |
13836 | /* |
13837 | * There may be no VBT; and if the BIOS enabled SSC we can | |
13838 | * just keep using it to avoid unnecessary flicker. Whereas if the | |
13839 | * BIOS isn't using it, don't assume it will work even if the VBT | |
13840 | * indicates as much. | |
13841 | */ | |
13842 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
13843 | dev_priv->vbt.lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) & | |
13844 | DREF_SSC1_ENABLE); | |
13845 | ||
1833b134 | 13846 | intel_modeset_init_hw(dev); |
02e792fb DV |
13847 | |
13848 | intel_setup_overlay(dev); | |
484b41dd JB |
13849 | |
13850 | /* | |
13851 | * Make sure any fbs we allocated at startup are properly | |
13852 | * pinned & fenced. When we do the allocation it's too early | |
13853 | * for this. | |
13854 | */ | |
13855 | mutex_lock(&dev->struct_mutex); | |
70e1e0ec | 13856 | for_each_crtc(dev, c) { |
2ff8fde1 MR |
13857 | obj = intel_fb_obj(c->primary->fb); |
13858 | if (obj == NULL) | |
484b41dd JB |
13859 | continue; |
13860 | ||
850c4cdc TU |
13861 | if (intel_pin_and_fence_fb_obj(c->primary, |
13862 | c->primary->fb, | |
13863 | NULL)) { | |
484b41dd JB |
13864 | DRM_ERROR("failed to pin boot fb on pipe %d\n", |
13865 | to_intel_crtc(c)->pipe); | |
66e514c1 DA |
13866 | drm_framebuffer_unreference(c->primary->fb); |
13867 | c->primary->fb = NULL; | |
afd65eb4 | 13868 | update_state_fb(c->primary); |
484b41dd JB |
13869 | } |
13870 | } | |
13871 | mutex_unlock(&dev->struct_mutex); | |
0962c3c9 VS |
13872 | |
13873 | intel_backlight_register(dev); | |
79e53945 JB |
13874 | } |
13875 | ||
4932e2c3 ID |
13876 | void intel_connector_unregister(struct intel_connector *intel_connector) |
13877 | { | |
13878 | struct drm_connector *connector = &intel_connector->base; | |
13879 | ||
13880 | intel_panel_destroy_backlight(connector); | |
34ea3d38 | 13881 | drm_connector_unregister(connector); |
4932e2c3 ID |
13882 | } |
13883 | ||
79e53945 JB |
13884 | void intel_modeset_cleanup(struct drm_device *dev) |
13885 | { | |
652c393a | 13886 | struct drm_i915_private *dev_priv = dev->dev_private; |
d9255d57 | 13887 | struct drm_connector *connector; |
652c393a | 13888 | |
2eb5252e ID |
13889 | intel_disable_gt_powersave(dev); |
13890 | ||
0962c3c9 VS |
13891 | intel_backlight_unregister(dev); |
13892 | ||
fd0c0642 DV |
13893 | /* |
13894 | * Interrupts and polling as the first thing to avoid creating havoc. | |
2eb5252e | 13895 | * Too much stuff here (turning of connectors, ...) would |
fd0c0642 DV |
13896 | * experience fancy races otherwise. |
13897 | */ | |
2aeb7d3a | 13898 | intel_irq_uninstall(dev_priv); |
eb21b92b | 13899 | |
fd0c0642 DV |
13900 | /* |
13901 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
13902 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
13903 | */ | |
f87ea761 | 13904 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 13905 | |
652c393a JB |
13906 | mutex_lock(&dev->struct_mutex); |
13907 | ||
723bfd70 JB |
13908 | intel_unregister_dsm_handler(); |
13909 | ||
7ff0ebcc | 13910 | intel_fbc_disable(dev); |
e70236a8 | 13911 | |
69341a5e KH |
13912 | mutex_unlock(&dev->struct_mutex); |
13913 | ||
1630fe75 CW |
13914 | /* flush any delayed tasks or pending work */ |
13915 | flush_scheduled_work(); | |
13916 | ||
db31af1d JN |
13917 | /* destroy the backlight and sysfs files before encoders/connectors */ |
13918 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4932e2c3 ID |
13919 | struct intel_connector *intel_connector; |
13920 | ||
13921 | intel_connector = to_intel_connector(connector); | |
13922 | intel_connector->unregister(intel_connector); | |
db31af1d | 13923 | } |
d9255d57 | 13924 | |
79e53945 | 13925 | drm_mode_config_cleanup(dev); |
4d7bb011 DV |
13926 | |
13927 | intel_cleanup_overlay(dev); | |
ae48434c ID |
13928 | |
13929 | mutex_lock(&dev->struct_mutex); | |
13930 | intel_cleanup_gt_powersave(dev); | |
13931 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
13932 | } |
13933 | ||
f1c79df3 ZW |
13934 | /* |
13935 | * Return which encoder is currently attached for connector. | |
13936 | */ | |
df0e9248 | 13937 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 13938 | { |
df0e9248 CW |
13939 | return &intel_attached_encoder(connector)->base; |
13940 | } | |
f1c79df3 | 13941 | |
df0e9248 CW |
13942 | void intel_connector_attach_encoder(struct intel_connector *connector, |
13943 | struct intel_encoder *encoder) | |
13944 | { | |
13945 | connector->encoder = encoder; | |
13946 | drm_mode_connector_attach_encoder(&connector->base, | |
13947 | &encoder->base); | |
79e53945 | 13948 | } |
28d52043 DA |
13949 | |
13950 | /* | |
13951 | * set vga decode state - true == enable VGA decode | |
13952 | */ | |
13953 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
13954 | { | |
13955 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a885b3cc | 13956 | unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
13957 | u16 gmch_ctrl; |
13958 | ||
75fa041d CW |
13959 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
13960 | DRM_ERROR("failed to read control word\n"); | |
13961 | return -EIO; | |
13962 | } | |
13963 | ||
c0cc8a55 CW |
13964 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
13965 | return 0; | |
13966 | ||
28d52043 DA |
13967 | if (state) |
13968 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
13969 | else | |
13970 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
13971 | |
13972 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
13973 | DRM_ERROR("failed to write control word\n"); | |
13974 | return -EIO; | |
13975 | } | |
13976 | ||
28d52043 DA |
13977 | return 0; |
13978 | } | |
c4a1d9e4 | 13979 | |
c4a1d9e4 | 13980 | struct intel_display_error_state { |
ff57f1b0 PZ |
13981 | |
13982 | u32 power_well_driver; | |
13983 | ||
63b66e5b CW |
13984 | int num_transcoders; |
13985 | ||
c4a1d9e4 CW |
13986 | struct intel_cursor_error_state { |
13987 | u32 control; | |
13988 | u32 position; | |
13989 | u32 base; | |
13990 | u32 size; | |
52331309 | 13991 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
13992 | |
13993 | struct intel_pipe_error_state { | |
ddf9c536 | 13994 | bool power_domain_on; |
c4a1d9e4 | 13995 | u32 source; |
f301b1e1 | 13996 | u32 stat; |
52331309 | 13997 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
13998 | |
13999 | struct intel_plane_error_state { | |
14000 | u32 control; | |
14001 | u32 stride; | |
14002 | u32 size; | |
14003 | u32 pos; | |
14004 | u32 addr; | |
14005 | u32 surface; | |
14006 | u32 tile_offset; | |
52331309 | 14007 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
14008 | |
14009 | struct intel_transcoder_error_state { | |
ddf9c536 | 14010 | bool power_domain_on; |
63b66e5b CW |
14011 | enum transcoder cpu_transcoder; |
14012 | ||
14013 | u32 conf; | |
14014 | ||
14015 | u32 htotal; | |
14016 | u32 hblank; | |
14017 | u32 hsync; | |
14018 | u32 vtotal; | |
14019 | u32 vblank; | |
14020 | u32 vsync; | |
14021 | } transcoder[4]; | |
c4a1d9e4 CW |
14022 | }; |
14023 | ||
14024 | struct intel_display_error_state * | |
14025 | intel_display_capture_error_state(struct drm_device *dev) | |
14026 | { | |
fbee40df | 14027 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 | 14028 | struct intel_display_error_state *error; |
63b66e5b CW |
14029 | int transcoders[] = { |
14030 | TRANSCODER_A, | |
14031 | TRANSCODER_B, | |
14032 | TRANSCODER_C, | |
14033 | TRANSCODER_EDP, | |
14034 | }; | |
c4a1d9e4 CW |
14035 | int i; |
14036 | ||
63b66e5b CW |
14037 | if (INTEL_INFO(dev)->num_pipes == 0) |
14038 | return NULL; | |
14039 | ||
9d1cb914 | 14040 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
14041 | if (error == NULL) |
14042 | return NULL; | |
14043 | ||
190be112 | 14044 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
ff57f1b0 PZ |
14045 | error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER); |
14046 | ||
055e393f | 14047 | for_each_pipe(dev_priv, i) { |
ddf9c536 | 14048 | error->pipe[i].power_domain_on = |
f458ebbc DV |
14049 | __intel_display_power_is_enabled(dev_priv, |
14050 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 14051 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
14052 | continue; |
14053 | ||
5efb3e28 VS |
14054 | error->cursor[i].control = I915_READ(CURCNTR(i)); |
14055 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
14056 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
c4a1d9e4 CW |
14057 | |
14058 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
14059 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
80ca378b | 14060 | if (INTEL_INFO(dev)->gen <= 3) { |
51889b35 | 14061 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
14062 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
14063 | } | |
ca291363 PZ |
14064 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
14065 | error->plane[i].addr = I915_READ(DSPADDR(i)); | |
c4a1d9e4 CW |
14066 | if (INTEL_INFO(dev)->gen >= 4) { |
14067 | error->plane[i].surface = I915_READ(DSPSURF(i)); | |
14068 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
14069 | } | |
14070 | ||
c4a1d9e4 | 14071 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
f301b1e1 | 14072 | |
3abfce77 | 14073 | if (HAS_GMCH_DISPLAY(dev)) |
f301b1e1 | 14074 | error->pipe[i].stat = I915_READ(PIPESTAT(i)); |
63b66e5b CW |
14075 | } |
14076 | ||
14077 | error->num_transcoders = INTEL_INFO(dev)->num_pipes; | |
14078 | if (HAS_DDI(dev_priv->dev)) | |
14079 | error->num_transcoders++; /* Account for eDP. */ | |
14080 | ||
14081 | for (i = 0; i < error->num_transcoders; i++) { | |
14082 | enum transcoder cpu_transcoder = transcoders[i]; | |
14083 | ||
ddf9c536 | 14084 | error->transcoder[i].power_domain_on = |
f458ebbc | 14085 | __intel_display_power_is_enabled(dev_priv, |
38cc1daf | 14086 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 14087 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
14088 | continue; |
14089 | ||
63b66e5b CW |
14090 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
14091 | ||
14092 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
14093 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
14094 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
14095 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
14096 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
14097 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
14098 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
14099 | } |
14100 | ||
14101 | return error; | |
14102 | } | |
14103 | ||
edc3d884 MK |
14104 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
14105 | ||
c4a1d9e4 | 14106 | void |
edc3d884 | 14107 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
14108 | struct drm_device *dev, |
14109 | struct intel_display_error_state *error) | |
14110 | { | |
055e393f | 14111 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 CW |
14112 | int i; |
14113 | ||
63b66e5b CW |
14114 | if (!error) |
14115 | return; | |
14116 | ||
edc3d884 | 14117 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes); |
190be112 | 14118 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
edc3d884 | 14119 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 14120 | error->power_well_driver); |
055e393f | 14121 | for_each_pipe(dev_priv, i) { |
edc3d884 | 14122 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 ID |
14123 | err_printf(m, " Power: %s\n", |
14124 | error->pipe[i].power_domain_on ? "on" : "off"); | |
edc3d884 | 14125 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
f301b1e1 | 14126 | err_printf(m, " STAT: %08x\n", error->pipe[i].stat); |
edc3d884 MK |
14127 | |
14128 | err_printf(m, "Plane [%d]:\n", i); | |
14129 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
14130 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
80ca378b | 14131 | if (INTEL_INFO(dev)->gen <= 3) { |
edc3d884 MK |
14132 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
14133 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 14134 | } |
4b71a570 | 14135 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
edc3d884 | 14136 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
c4a1d9e4 | 14137 | if (INTEL_INFO(dev)->gen >= 4) { |
edc3d884 MK |
14138 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
14139 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
14140 | } |
14141 | ||
edc3d884 MK |
14142 | err_printf(m, "Cursor [%d]:\n", i); |
14143 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
14144 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
14145 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 14146 | } |
63b66e5b CW |
14147 | |
14148 | for (i = 0; i < error->num_transcoders; i++) { | |
1cf84bb6 | 14149 | err_printf(m, "CPU transcoder: %c\n", |
63b66e5b | 14150 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 ID |
14151 | err_printf(m, " Power: %s\n", |
14152 | error->transcoder[i].power_domain_on ? "on" : "off"); | |
63b66e5b CW |
14153 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
14154 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
14155 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
14156 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
14157 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
14158 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
14159 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
14160 | } | |
c4a1d9e4 | 14161 | } |
e2fcdaa9 VS |
14162 | |
14163 | void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file) | |
14164 | { | |
14165 | struct intel_crtc *crtc; | |
14166 | ||
14167 | for_each_intel_crtc(dev, crtc) { | |
14168 | struct intel_unpin_work *work; | |
e2fcdaa9 | 14169 | |
5e2d7afc | 14170 | spin_lock_irq(&dev->event_lock); |
e2fcdaa9 VS |
14171 | |
14172 | work = crtc->unpin_work; | |
14173 | ||
14174 | if (work && work->event && | |
14175 | work->event->base.file_priv == file) { | |
14176 | kfree(work->event); | |
14177 | work->event = NULL; | |
14178 | } | |
14179 | ||
5e2d7afc | 14180 | spin_unlock_irq(&dev->event_lock); |
e2fcdaa9 VS |
14181 | } |
14182 | } |