]>
Commit | Line | Data |
---|---|---|
6ee73861 BS |
1 | /* |
2 | * Copyright (C) 2007 Ben Skeggs. | |
3 | * All Rights Reserved. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining | |
6 | * a copy of this software and associated documentation files (the | |
7 | * "Software"), to deal in the Software without restriction, including | |
8 | * without limitation the rights to use, copy, modify, merge, publish, | |
9 | * distribute, sublicense, and/or sell copies of the Software, and to | |
10 | * permit persons to whom the Software is furnished to do so, subject to | |
11 | * the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the | |
14 | * next paragraph) shall be included in all copies or substantial | |
15 | * portions of the Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
18 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
19 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. | |
20 | * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE | |
21 | * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION | |
22 | * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION | |
23 | * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
24 | * | |
25 | */ | |
26 | ||
27 | #ifndef __NOUVEAU_DMA_H__ | |
28 | #define __NOUVEAU_DMA_H__ | |
29 | ||
ebb945a9 BS |
30 | #include "nouveau_bo.h" |
31 | #include "nouveau_chan.h" | |
6ee73861 | 32 | |
ebb945a9 | 33 | int nouveau_dma_wait(struct nouveau_channel *, int slots, int size); |
1503b11a | 34 | void nv50_dma_push(struct nouveau_channel *, u64 addr, int length); |
9a391ad8 | 35 | |
6ee73861 BS |
36 | /* |
37 | * There's a hw race condition where you can't jump to your PUT offset, | |
38 | * to avoid this we jump to offset + SKIPS and fill the difference with | |
39 | * NOPs. | |
40 | * | |
41 | * xf86-video-nv configures the DMA fetch size to 32 bytes, and uses | |
42 | * a SKIPS value of 8. Lets assume that the race condition is to do | |
43 | * with writing into the fetch area, we configure a fetch size of 128 | |
44 | * bytes so we need a larger SKIPS value. | |
45 | */ | |
46 | #define NOUVEAU_DMA_SKIPS (128 / 4) | |
47 | ||
48 | /* Hardcoded object assignments to subchannels (subchannel id). */ | |
49 | enum { | |
d1b167e1 | 50 | NvSubCtxSurf2D = 0, |
acde2d80 | 51 | NvSubSw = 1, |
d1b167e1 | 52 | NvSubImageBlit = 2, |
f03a314b | 53 | NvSubGdiRect = 3, |
1e303c03 BS |
54 | |
55 | NvSub2D = 3, /* DO NOT CHANGE - hardcoded for kepler gr fifo */ | |
56 | NvSubCopy = 4, /* DO NOT CHANGE - hardcoded for kepler gr fifo */ | |
57 | FermiSw = 5, /* DO NOT CHANGE (well.. 6/7 will work...) */ | |
6ee73861 BS |
58 | }; |
59 | ||
f45f55c4 | 60 | /* Object handles - for stuff that's doesn't use handle == oclass. */ |
6ee73861 | 61 | enum { |
6ee73861 BS |
62 | NvDmaFB = 0x80000002, |
63 | NvDmaTT = 0x80000003, | |
6ee73861 | 64 | NvNotify0 = 0x80000006, |
0c6c1c2f | 65 | NvSema = 0x8000000f, |
cdccc70e BS |
66 | NvEvoSema0 = 0x80000010, |
67 | NvEvoSema1 = 0x80000011, | |
6ee73861 BS |
68 | }; |
69 | ||
70 | #define NV_MEMORY_TO_MEMORY_FORMAT 0x00000039 | |
71 | #define NV_MEMORY_TO_MEMORY_FORMAT_NAME 0x00000000 | |
72 | #define NV_MEMORY_TO_MEMORY_FORMAT_SET_REF 0x00000050 | |
73 | #define NV_MEMORY_TO_MEMORY_FORMAT_NOP 0x00000100 | |
74 | #define NV_MEMORY_TO_MEMORY_FORMAT_NOTIFY 0x00000104 | |
75 | #define NV_MEMORY_TO_MEMORY_FORMAT_NOTIFY_STYLE_WRITE 0x00000000 | |
76 | #define NV_MEMORY_TO_MEMORY_FORMAT_NOTIFY_STYLE_WRITE_LE_AWAKEN 0x00000001 | |
77 | #define NV_MEMORY_TO_MEMORY_FORMAT_DMA_NOTIFY 0x00000180 | |
78 | #define NV_MEMORY_TO_MEMORY_FORMAT_DMA_SOURCE 0x00000184 | |
79 | #define NV_MEMORY_TO_MEMORY_FORMAT_OFFSET_IN 0x0000030c | |
80 | ||
81 | #define NV50_MEMORY_TO_MEMORY_FORMAT 0x00005039 | |
82 | #define NV50_MEMORY_TO_MEMORY_FORMAT_UNK200 0x00000200 | |
83 | #define NV50_MEMORY_TO_MEMORY_FORMAT_UNK21C 0x0000021c | |
84 | #define NV50_MEMORY_TO_MEMORY_FORMAT_OFFSET_IN_HIGH 0x00000238 | |
85 | #define NV50_MEMORY_TO_MEMORY_FORMAT_OFFSET_OUT_HIGH 0x0000023c | |
86 | ||
87 | static __must_check inline int | |
88 | RING_SPACE(struct nouveau_channel *chan, int size) | |
89 | { | |
9a391ad8 | 90 | int ret; |
6ee73861 | 91 | |
9a391ad8 BS |
92 | ret = nouveau_dma_wait(chan, 1, size); |
93 | if (ret) | |
94 | return ret; | |
6ee73861 BS |
95 | |
96 | chan->dma.free -= size; | |
97 | return 0; | |
98 | } | |
99 | ||
100 | static inline void | |
101 | OUT_RING(struct nouveau_channel *chan, int data) | |
102 | { | |
ebb945a9 | 103 | nouveau_bo_wr32(chan->push.buffer, chan->dma.cur++, data); |
6ee73861 BS |
104 | } |
105 | ||
106 | extern void | |
107 | OUT_RINGp(struct nouveau_channel *chan, const void *data, unsigned nr_dwords); | |
108 | ||
96545299 | 109 | static inline void |
6d597027 | 110 | BEGIN_NV04(struct nouveau_channel *chan, int subc, int mthd, int size) |
96545299 | 111 | { |
6d597027 | 112 | OUT_RING(chan, 0x00000000 | (subc << 13) | (size << 18) | mthd); |
96545299 BS |
113 | } |
114 | ||
6ee73861 | 115 | static inline void |
6d597027 | 116 | BEGIN_NI04(struct nouveau_channel *chan, int subc, int mthd, int size) |
6ee73861 | 117 | { |
6d597027 BS |
118 | OUT_RING(chan, 0x40000000 | (subc << 13) | (size << 18) | mthd); |
119 | } | |
120 | ||
121 | static inline void | |
122 | BEGIN_NVC0(struct nouveau_channel *chan, int subc, int mthd, int size) | |
123 | { | |
124 | OUT_RING(chan, 0x20000000 | (size << 16) | (subc << 13) | (mthd >> 2)); | |
125 | } | |
126 | ||
127 | static inline void | |
128 | BEGIN_NIC0(struct nouveau_channel *chan, int subc, int mthd, int size) | |
129 | { | |
130 | OUT_RING(chan, 0x60000000 | (size << 16) | (subc << 13) | (mthd >> 2)); | |
131 | } | |
132 | ||
133 | static inline void | |
134 | BEGIN_IMC0(struct nouveau_channel *chan, int subc, int mthd, u16 data) | |
135 | { | |
136 | OUT_RING(chan, 0x80000000 | (data << 16) | (subc << 13) | (mthd >> 2)); | |
6ee73861 BS |
137 | } |
138 | ||
139 | #define WRITE_PUT(val) do { \ | |
85b2331b | 140 | mb(); \ |
ebb945a9 | 141 | nouveau_bo_rd32(chan->push.buffer, 0); \ |
24e8375b | 142 | nvif_wr32(&chan->user, chan->user_put, ((val) << 2) + chan->push.addr);\ |
6ee73861 BS |
143 | } while (0) |
144 | ||
145 | static inline void | |
146 | FIRE_RING(struct nouveau_channel *chan) | |
147 | { | |
6ee73861 BS |
148 | if (chan->dma.cur == chan->dma.put) |
149 | return; | |
150 | chan->accel_done = true; | |
151 | ||
9a391ad8 | 152 | if (chan->dma.ib_max) { |
1503b11a | 153 | nv50_dma_push(chan, chan->push.addr + (chan->dma.put << 2), |
a1606a95 | 154 | (chan->dma.cur - chan->dma.put) << 2); |
9a391ad8 BS |
155 | } else { |
156 | WRITE_PUT(chan->dma.cur); | |
157 | } | |
158 | ||
6ee73861 BS |
159 | chan->dma.put = chan->dma.cur; |
160 | } | |
161 | ||
162 | static inline void | |
163 | WIND_RING(struct nouveau_channel *chan) | |
164 | { | |
165 | chan->dma.cur = chan->dma.put; | |
166 | } | |
167 | ||
ebb945a9 BS |
168 | /* FIFO methods */ |
169 | #define NV01_SUBCHAN_OBJECT 0x00000000 | |
170 | #define NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH 0x00000010 | |
171 | #define NV84_SUBCHAN_SEMAPHORE_ADDRESS_LOW 0x00000014 | |
172 | #define NV84_SUBCHAN_SEMAPHORE_SEQUENCE 0x00000018 | |
173 | #define NV84_SUBCHAN_SEMAPHORE_TRIGGER 0x0000001c | |
174 | #define NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_EQUAL 0x00000001 | |
175 | #define NV84_SUBCHAN_SEMAPHORE_TRIGGER_WRITE_LONG 0x00000002 | |
176 | #define NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_GEQUAL 0x00000004 | |
177 | #define NVC0_SUBCHAN_SEMAPHORE_TRIGGER_YIELD 0x00001000 | |
e18c080f | 178 | #define NV84_SUBCHAN_UEVENT 0x00000020 |
ebb945a9 BS |
179 | #define NV84_SUBCHAN_WRCACHE_FLUSH 0x00000024 |
180 | #define NV10_SUBCHAN_REF_CNT 0x00000050 | |
ebb945a9 BS |
181 | #define NV11_SUBCHAN_DMA_SEMAPHORE 0x00000060 |
182 | #define NV11_SUBCHAN_SEMAPHORE_OFFSET 0x00000064 | |
183 | #define NV11_SUBCHAN_SEMAPHORE_ACQUIRE 0x00000068 | |
184 | #define NV11_SUBCHAN_SEMAPHORE_RELEASE 0x0000006c | |
185 | #define NV40_SUBCHAN_YIELD 0x00000080 | |
186 | ||
187 | /* NV_SW object class */ | |
188 | #define NV_SW_DMA_VBLSEM 0x0000018c | |
189 | #define NV_SW_VBLSEM_OFFSET 0x00000400 | |
190 | #define NV_SW_VBLSEM_RELEASE_VALUE 0x00000404 | |
191 | #define NV_SW_VBLSEM_RELEASE 0x00000408 | |
192 | #define NV_SW_PAGE_FLIP 0x00000500 | |
193 | ||
6ee73861 | 194 | #endif |