]>
Commit | Line | Data |
---|---|---|
9b1b0e42 | 1 | #include <linux/seq_file.h> |
1c4248ca | 2 | #include <linux/cpumask.h> |
736baef4 JR |
3 | #include <linux/kernel.h> |
4 | #include <linux/string.h> | |
5 | #include <linux/errno.h> | |
98f1ad25 | 6 | #include <linux/msi.h> |
5afba62c JR |
7 | #include <linux/irq.h> |
8 | #include <linux/pci.h> | |
98f1ad25 JR |
9 | |
10 | #include <asm/hw_irq.h> | |
11 | #include <asm/irq_remapping.h> | |
1c4248ca JR |
12 | #include <asm/processor.h> |
13 | #include <asm/x86_init.h> | |
14 | #include <asm/apic.h> | |
5fc24d8c | 15 | #include <asm/hpet.h> |
736baef4 | 16 | |
8a8f422d | 17 | #include "irq_remapping.h" |
736baef4 | 18 | |
95a02e97 | 19 | int irq_remapping_enabled; |
736baef4 | 20 | |
95a02e97 | 21 | int disable_irq_remap; |
03bbcb2e | 22 | int irq_remap_broken; |
736baef4 JR |
23 | int disable_sourceid_checking; |
24 | int no_x2apic_optout; | |
25 | ||
26 | static struct irq_remap_ops *remap_ops; | |
27 | ||
5afba62c JR |
28 | static int msi_alloc_remapped_irq(struct pci_dev *pdev, int irq, int nvec); |
29 | static int msi_setup_remapped_irq(struct pci_dev *pdev, unsigned int irq, | |
30 | int index, int sub_handle); | |
373dd7a2 JR |
31 | static int set_remapped_irq_affinity(struct irq_data *data, |
32 | const struct cpumask *mask, | |
33 | bool force); | |
5afba62c | 34 | |
a1bb20c2 JR |
35 | static bool irq_remapped(struct irq_cfg *cfg) |
36 | { | |
37 | return (cfg->remapped == 1); | |
38 | } | |
39 | ||
1c4248ca JR |
40 | static void irq_remapping_disable_io_apic(void) |
41 | { | |
42 | /* | |
43 | * With interrupt-remapping, for now we will use virtual wire A | |
44 | * mode, as virtual wire B is little complex (need to configure | |
45 | * both IOAPIC RTE as well as interrupt-remapping table entry). | |
46 | * As this gets called during crash dump, keep this simple for | |
47 | * now. | |
48 | */ | |
49 | if (cpu_has_apic || apic_from_smp_config()) | |
50 | disconnect_bsp_APIC(0); | |
51 | } | |
52 | ||
5afba62c JR |
53 | static int do_setup_msi_irqs(struct pci_dev *dev, int nvec) |
54 | { | |
d24a1354 | 55 | int ret, sub_handle, nvec_pow2, index = 0; |
5afba62c JR |
56 | unsigned int irq; |
57 | struct msi_desc *msidesc; | |
58 | ||
5afba62c | 59 | msidesc = list_entry(dev->msi_list.next, struct msi_desc, list); |
5afba62c | 60 | |
d24a1354 | 61 | irq = irq_alloc_hwirqs(nvec, dev_to_node(&dev->dev)); |
5afba62c JR |
62 | if (irq == 0) |
63 | return -ENOSPC; | |
64 | ||
5fec9451 | 65 | nvec_pow2 = __roundup_pow_of_two(nvec); |
5afba62c JR |
66 | for (sub_handle = 0; sub_handle < nvec; sub_handle++) { |
67 | if (!sub_handle) { | |
5fec9451 | 68 | index = msi_alloc_remapped_irq(dev, irq, nvec_pow2); |
5afba62c JR |
69 | if (index < 0) { |
70 | ret = index; | |
71 | goto error; | |
72 | } | |
73 | } else { | |
74 | ret = msi_setup_remapped_irq(dev, irq + sub_handle, | |
75 | index, sub_handle); | |
76 | if (ret < 0) | |
77 | goto error; | |
78 | } | |
79 | ret = setup_msi_irq(dev, msidesc, irq, sub_handle); | |
80 | if (ret < 0) | |
81 | goto error; | |
82 | } | |
83 | return 0; | |
84 | ||
85 | error: | |
d24a1354 | 86 | irq_free_hwirqs(irq, nvec); |
5afba62c JR |
87 | |
88 | /* | |
89 | * Restore altered MSI descriptor fields and prevent just destroyed | |
90 | * IRQs from tearing down again in default_teardown_msi_irqs() | |
91 | */ | |
92 | msidesc->irq = 0; | |
5afba62c JR |
93 | |
94 | return ret; | |
95 | } | |
96 | ||
97 | static int do_setup_msix_irqs(struct pci_dev *dev, int nvec) | |
98 | { | |
99 | int node, ret, sub_handle, index = 0; | |
100 | struct msi_desc *msidesc; | |
101 | unsigned int irq; | |
102 | ||
103 | node = dev_to_node(&dev->dev); | |
5afba62c JR |
104 | sub_handle = 0; |
105 | ||
106 | list_for_each_entry(msidesc, &dev->msi_list, list) { | |
107 | ||
d24a1354 | 108 | irq = irq_alloc_hwirq(node); |
5afba62c JR |
109 | if (irq == 0) |
110 | return -1; | |
111 | ||
112 | if (sub_handle == 0) | |
113 | ret = index = msi_alloc_remapped_irq(dev, irq, nvec); | |
114 | else | |
115 | ret = msi_setup_remapped_irq(dev, irq, index, sub_handle); | |
116 | ||
117 | if (ret < 0) | |
118 | goto error; | |
119 | ||
120 | ret = setup_msi_irq(dev, msidesc, irq, 0); | |
121 | if (ret < 0) | |
122 | goto error; | |
123 | ||
124 | sub_handle += 1; | |
125 | irq += 1; | |
126 | } | |
127 | ||
128 | return 0; | |
129 | ||
130 | error: | |
d24a1354 | 131 | irq_free_hwirq(irq); |
5afba62c JR |
132 | return ret; |
133 | } | |
134 | ||
135 | static int irq_remapping_setup_msi_irqs(struct pci_dev *dev, | |
136 | int nvec, int type) | |
137 | { | |
138 | if (type == PCI_CAP_ID_MSI) | |
139 | return do_setup_msi_irqs(dev, nvec); | |
140 | else | |
141 | return do_setup_msix_irqs(dev, nvec); | |
142 | } | |
143 | ||
d2d1e8fe | 144 | static void eoi_ioapic_pin_remapped(int apic, int pin, int vector) |
da165322 JR |
145 | { |
146 | /* | |
147 | * Intr-remapping uses pin number as the virtual vector | |
148 | * in the RTE. Actual vector is programmed in | |
149 | * intr-remapping table entry. Hence for the io-apic | |
150 | * EOI we use the pin number. | |
151 | */ | |
152 | io_apic_eoi(apic, pin); | |
153 | } | |
154 | ||
1c4248ca JR |
155 | static void __init irq_remapping_modify_x86_ops(void) |
156 | { | |
71054d88 | 157 | x86_io_apic_ops.disable = irq_remapping_disable_io_apic; |
373dd7a2 | 158 | x86_io_apic_ops.set_affinity = set_remapped_irq_affinity; |
a6a25dd3 | 159 | x86_io_apic_ops.setup_entry = setup_ioapic_remapped_entry; |
da165322 | 160 | x86_io_apic_ops.eoi_ioapic_pin = eoi_ioapic_pin_remapped; |
5afba62c | 161 | x86_msi.setup_msi_irqs = irq_remapping_setup_msi_irqs; |
71054d88 | 162 | x86_msi.setup_hpet_msi = setup_hpet_msi_remapped; |
7601384f | 163 | x86_msi.compose_msi_msg = compose_remapped_msi_msg; |
1c4248ca JR |
164 | } |
165 | ||
736baef4 JR |
166 | static __init int setup_nointremap(char *str) |
167 | { | |
95a02e97 | 168 | disable_irq_remap = 1; |
736baef4 JR |
169 | return 0; |
170 | } | |
171 | early_param("nointremap", setup_nointremap); | |
172 | ||
95a02e97 | 173 | static __init int setup_irqremap(char *str) |
736baef4 JR |
174 | { |
175 | if (!str) | |
176 | return -EINVAL; | |
177 | ||
178 | while (*str) { | |
179 | if (!strncmp(str, "on", 2)) | |
95a02e97 | 180 | disable_irq_remap = 0; |
736baef4 | 181 | else if (!strncmp(str, "off", 3)) |
95a02e97 | 182 | disable_irq_remap = 1; |
736baef4 JR |
183 | else if (!strncmp(str, "nosid", 5)) |
184 | disable_sourceid_checking = 1; | |
185 | else if (!strncmp(str, "no_x2apic_optout", 16)) | |
186 | no_x2apic_optout = 1; | |
187 | ||
188 | str += strcspn(str, ","); | |
189 | while (*str == ',') | |
190 | str++; | |
191 | } | |
192 | ||
193 | return 0; | |
194 | } | |
95a02e97 | 195 | early_param("intremap", setup_irqremap); |
736baef4 | 196 | |
03bbcb2e NH |
197 | void set_irq_remapping_broken(void) |
198 | { | |
199 | irq_remap_broken = 1; | |
200 | } | |
201 | ||
95a02e97 | 202 | int irq_remapping_supported(void) |
736baef4 | 203 | { |
95a02e97 | 204 | if (disable_irq_remap) |
736baef4 JR |
205 | return 0; |
206 | ||
207 | if (!remap_ops || !remap_ops->supported) | |
208 | return 0; | |
209 | ||
210 | return remap_ops->supported(); | |
211 | } | |
212 | ||
95a02e97 | 213 | int __init irq_remapping_prepare(void) |
736baef4 | 214 | { |
a1dafe85 | 215 | remap_ops = &intel_irq_remap_ops; |
736baef4 | 216 | |
a1dafe85 TG |
217 | #ifdef CONFIG_AMD_IOMMU |
218 | if (amd_iommu_irq_ops.prepare() == 0) { | |
219 | remap_ops = &amd_iommu_irq_ops; | |
220 | return 0; | |
221 | } | |
222 | #endif | |
95a02e97 | 223 | return remap_ops->prepare(); |
736baef4 JR |
224 | } |
225 | ||
95a02e97 | 226 | int __init irq_remapping_enable(void) |
736baef4 | 227 | { |
1c4248ca JR |
228 | int ret; |
229 | ||
95a02e97 | 230 | if (!remap_ops || !remap_ops->enable) |
736baef4 JR |
231 | return -ENODEV; |
232 | ||
1c4248ca JR |
233 | ret = remap_ops->enable(); |
234 | ||
235 | if (irq_remapping_enabled) | |
236 | irq_remapping_modify_x86_ops(); | |
237 | ||
238 | return ret; | |
736baef4 | 239 | } |
4f3d8b67 | 240 | |
95a02e97 | 241 | void irq_remapping_disable(void) |
4f3d8b67 | 242 | { |
70733e0c JR |
243 | if (!irq_remapping_enabled || |
244 | !remap_ops || | |
245 | !remap_ops->disable) | |
4f3d8b67 JR |
246 | return; |
247 | ||
95a02e97 | 248 | remap_ops->disable(); |
4f3d8b67 JR |
249 | } |
250 | ||
95a02e97 | 251 | int irq_remapping_reenable(int mode) |
4f3d8b67 | 252 | { |
70733e0c JR |
253 | if (!irq_remapping_enabled || |
254 | !remap_ops || | |
255 | !remap_ops->reenable) | |
4f3d8b67 JR |
256 | return 0; |
257 | ||
95a02e97 | 258 | return remap_ops->reenable(mode); |
4f3d8b67 JR |
259 | } |
260 | ||
95a02e97 | 261 | int __init irq_remap_enable_fault_handling(void) |
4f3d8b67 | 262 | { |
70733e0c JR |
263 | if (!irq_remapping_enabled) |
264 | return 0; | |
265 | ||
4f3d8b67 JR |
266 | if (!remap_ops || !remap_ops->enable_faulting) |
267 | return -ENODEV; | |
268 | ||
269 | return remap_ops->enable_faulting(); | |
270 | } | |
0c3f173a | 271 | |
95a02e97 SS |
272 | int setup_ioapic_remapped_entry(int irq, |
273 | struct IO_APIC_route_entry *entry, | |
274 | unsigned int destination, int vector, | |
275 | struct io_apic_irq_attr *attr) | |
0c3f173a JR |
276 | { |
277 | if (!remap_ops || !remap_ops->setup_ioapic_entry) | |
278 | return -ENODEV; | |
279 | ||
280 | return remap_ops->setup_ioapic_entry(irq, entry, destination, | |
281 | vector, attr); | |
282 | } | |
4c1bad6a | 283 | |
b707cb02 JL |
284 | static int set_remapped_irq_affinity(struct irq_data *data, |
285 | const struct cpumask *mask, bool force) | |
4c1bad6a | 286 | { |
7eb9ae07 SS |
287 | if (!config_enabled(CONFIG_SMP) || !remap_ops || |
288 | !remap_ops->set_affinity) | |
4c1bad6a JR |
289 | return 0; |
290 | ||
291 | return remap_ops->set_affinity(data, mask, force); | |
292 | } | |
9d619f65 | 293 | |
95a02e97 | 294 | void free_remapped_irq(int irq) |
9d619f65 | 295 | { |
b71a3b29 | 296 | struct irq_cfg *cfg = irq_cfg(irq); |
11b4a1cc | 297 | |
9d619f65 JR |
298 | if (!remap_ops || !remap_ops->free_irq) |
299 | return; | |
300 | ||
11b4a1cc JR |
301 | if (irq_remapped(cfg)) |
302 | remap_ops->free_irq(irq); | |
9d619f65 | 303 | } |
5e2b930b | 304 | |
95a02e97 SS |
305 | void compose_remapped_msi_msg(struct pci_dev *pdev, |
306 | unsigned int irq, unsigned int dest, | |
307 | struct msi_msg *msg, u8 hpet_id) | |
5e2b930b | 308 | { |
b71a3b29 | 309 | struct irq_cfg *cfg = irq_cfg(irq); |
5e2b930b | 310 | |
7601384f JR |
311 | if (!irq_remapped(cfg)) |
312 | native_compose_msi_msg(pdev, irq, dest, msg, hpet_id); | |
313 | else if (remap_ops && remap_ops->compose_msi_msg) | |
314 | remap_ops->compose_msi_msg(pdev, irq, dest, msg, hpet_id); | |
5e2b930b JR |
315 | } |
316 | ||
5afba62c | 317 | static int msi_alloc_remapped_irq(struct pci_dev *pdev, int irq, int nvec) |
5e2b930b JR |
318 | { |
319 | if (!remap_ops || !remap_ops->msi_alloc_irq) | |
320 | return -ENODEV; | |
321 | ||
322 | return remap_ops->msi_alloc_irq(pdev, irq, nvec); | |
323 | } | |
324 | ||
5afba62c JR |
325 | static int msi_setup_remapped_irq(struct pci_dev *pdev, unsigned int irq, |
326 | int index, int sub_handle) | |
5e2b930b JR |
327 | { |
328 | if (!remap_ops || !remap_ops->msi_setup_irq) | |
329 | return -ENODEV; | |
330 | ||
331 | return remap_ops->msi_setup_irq(pdev, irq, index, sub_handle); | |
332 | } | |
333 | ||
95a02e97 | 334 | int setup_hpet_msi_remapped(unsigned int irq, unsigned int id) |
5e2b930b | 335 | { |
5fc24d8c YW |
336 | int ret; |
337 | ||
338 | if (!remap_ops || !remap_ops->alloc_hpet_msi) | |
5e2b930b JR |
339 | return -ENODEV; |
340 | ||
5fc24d8c YW |
341 | ret = remap_ops->alloc_hpet_msi(irq, id); |
342 | if (ret) | |
343 | return -EINVAL; | |
344 | ||
345 | return default_setup_hpet_msi(irq, id); | |
5e2b930b | 346 | } |
6a9f5de2 JR |
347 | |
348 | void panic_if_irq_remap(const char *msg) | |
349 | { | |
350 | if (irq_remapping_enabled) | |
351 | panic(msg); | |
352 | } | |
9b1b0e42 JR |
353 | |
354 | static void ir_ack_apic_edge(struct irq_data *data) | |
355 | { | |
356 | ack_APIC_irq(); | |
357 | } | |
358 | ||
359 | static void ir_ack_apic_level(struct irq_data *data) | |
360 | { | |
361 | ack_APIC_irq(); | |
b71a3b29 | 362 | eoi_ioapic_irq(data->irq, irqd_cfg(data)); |
9b1b0e42 JR |
363 | } |
364 | ||
365 | static void ir_print_prefix(struct irq_data *data, struct seq_file *p) | |
366 | { | |
367 | seq_printf(p, " IR-%s", data->chip->name); | |
368 | } | |
369 | ||
370 | void irq_remap_modify_chip_defaults(struct irq_chip *chip) | |
371 | { | |
372 | chip->irq_print_chip = ir_print_prefix; | |
373 | chip->irq_ack = ir_ack_apic_edge; | |
374 | chip->irq_eoi = ir_ack_apic_level; | |
375 | chip->irq_set_affinity = x86_io_apic_ops.set_affinity; | |
376 | } | |
2976fd84 JR |
377 | |
378 | bool setup_remapped_irq(int irq, struct irq_cfg *cfg, struct irq_chip *chip) | |
379 | { | |
380 | if (!irq_remapped(cfg)) | |
381 | return false; | |
382 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); | |
383 | irq_remap_modify_chip_defaults(chip); | |
384 | return true; | |
385 | } |