]>
Commit | Line | Data |
---|---|---|
b6147490 GL |
1 | /* |
2 | * linux/drivers/mmc/host/tmio_mmc_pio.c | |
3 | * | |
4 | * Copyright (C) 2011 Guennadi Liakhovetski | |
5 | * Copyright (C) 2007 Ian Molton | |
6 | * Copyright (C) 2004 Ian Molton | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * Driver for the MMC / SD / SDIO IP found in: | |
13 | * | |
14 | * TC6393XB, TC6391XB, TC6387XB, T7L66XB, ASIC3, SH-Mobile SoCs | |
15 | * | |
16 | * This driver draws mainly on scattered spec sheets, Reverse engineering | |
17 | * of the toshiba e800 SD driver and some parts of the 2.4 ASIC3 driver (4 bit | |
18 | * support). (Further 4 bit support from a later datasheet). | |
19 | * | |
20 | * TODO: | |
21 | * Investigate using a workqueue for PIO transfers | |
22 | * Eliminate FIXMEs | |
23 | * SDIO support | |
24 | * Better Power management | |
25 | * Handle MMC errors better | |
26 | * double buffer support | |
27 | * | |
28 | */ | |
29 | ||
30 | #include <linux/delay.h> | |
31 | #include <linux/device.h> | |
32 | #include <linux/highmem.h> | |
33 | #include <linux/interrupt.h> | |
34 | #include <linux/io.h> | |
35 | #include <linux/irq.h> | |
36 | #include <linux/mfd/tmio.h> | |
c8be24c2 | 37 | #include <linux/mmc/cd-gpio.h> |
b6147490 | 38 | #include <linux/mmc/host.h> |
cba179ae | 39 | #include <linux/mmc/tmio.h> |
b6147490 GL |
40 | #include <linux/module.h> |
41 | #include <linux/pagemap.h> | |
42 | #include <linux/platform_device.h> | |
c419e611 | 43 | #include <linux/pm_qos.h> |
e6ee7182 | 44 | #include <linux/pm_runtime.h> |
b6147490 | 45 | #include <linux/scatterlist.h> |
b6147490 | 46 | #include <linux/spinlock.h> |
e3de2be7 | 47 | #include <linux/workqueue.h> |
b6147490 GL |
48 | |
49 | #include "tmio_mmc.h" | |
50 | ||
b6147490 GL |
51 | void tmio_mmc_enable_mmc_irqs(struct tmio_mmc_host *host, u32 i) |
52 | { | |
54680fe7 SH |
53 | host->sdcard_irq_mask &= ~(i & TMIO_MASK_IRQ); |
54 | sd_ctrl_write32(host, CTL_IRQ_MASK, host->sdcard_irq_mask); | |
b6147490 GL |
55 | } |
56 | ||
57 | void tmio_mmc_disable_mmc_irqs(struct tmio_mmc_host *host, u32 i) | |
58 | { | |
54680fe7 SH |
59 | host->sdcard_irq_mask |= (i & TMIO_MASK_IRQ); |
60 | sd_ctrl_write32(host, CTL_IRQ_MASK, host->sdcard_irq_mask); | |
b6147490 GL |
61 | } |
62 | ||
63 | static void tmio_mmc_ack_mmc_irqs(struct tmio_mmc_host *host, u32 i) | |
64 | { | |
65 | sd_ctrl_write32(host, CTL_STATUS, ~i); | |
66 | } | |
67 | ||
68 | static void tmio_mmc_init_sg(struct tmio_mmc_host *host, struct mmc_data *data) | |
69 | { | |
70 | host->sg_len = data->sg_len; | |
71 | host->sg_ptr = data->sg; | |
72 | host->sg_orig = data->sg; | |
73 | host->sg_off = 0; | |
74 | } | |
75 | ||
76 | static int tmio_mmc_next_sg(struct tmio_mmc_host *host) | |
77 | { | |
78 | host->sg_ptr = sg_next(host->sg_ptr); | |
79 | host->sg_off = 0; | |
80 | return --host->sg_len; | |
81 | } | |
82 | ||
83 | #ifdef CONFIG_MMC_DEBUG | |
84 | ||
85 | #define STATUS_TO_TEXT(a, status, i) \ | |
86 | do { \ | |
87 | if (status & TMIO_STAT_##a) { \ | |
88 | if (i++) \ | |
89 | printk(" | "); \ | |
90 | printk(#a); \ | |
91 | } \ | |
92 | } while (0) | |
93 | ||
94 | static void pr_debug_status(u32 status) | |
95 | { | |
96 | int i = 0; | |
a3c76eb9 | 97 | pr_debug("status: %08x = ", status); |
b6147490 GL |
98 | STATUS_TO_TEXT(CARD_REMOVE, status, i); |
99 | STATUS_TO_TEXT(CARD_INSERT, status, i); | |
100 | STATUS_TO_TEXT(SIGSTATE, status, i); | |
101 | STATUS_TO_TEXT(WRPROTECT, status, i); | |
102 | STATUS_TO_TEXT(CARD_REMOVE_A, status, i); | |
103 | STATUS_TO_TEXT(CARD_INSERT_A, status, i); | |
104 | STATUS_TO_TEXT(SIGSTATE_A, status, i); | |
105 | STATUS_TO_TEXT(CMD_IDX_ERR, status, i); | |
106 | STATUS_TO_TEXT(STOPBIT_ERR, status, i); | |
107 | STATUS_TO_TEXT(ILL_FUNC, status, i); | |
108 | STATUS_TO_TEXT(CMD_BUSY, status, i); | |
109 | STATUS_TO_TEXT(CMDRESPEND, status, i); | |
110 | STATUS_TO_TEXT(DATAEND, status, i); | |
111 | STATUS_TO_TEXT(CRCFAIL, status, i); | |
112 | STATUS_TO_TEXT(DATATIMEOUT, status, i); | |
113 | STATUS_TO_TEXT(CMDTIMEOUT, status, i); | |
114 | STATUS_TO_TEXT(RXOVERFLOW, status, i); | |
115 | STATUS_TO_TEXT(TXUNDERRUN, status, i); | |
116 | STATUS_TO_TEXT(RXRDY, status, i); | |
117 | STATUS_TO_TEXT(TXRQ, status, i); | |
118 | STATUS_TO_TEXT(ILL_ACCESS, status, i); | |
119 | printk("\n"); | |
120 | } | |
121 | ||
122 | #else | |
123 | #define pr_debug_status(s) do { } while (0) | |
124 | #endif | |
125 | ||
126 | static void tmio_mmc_enable_sdio_irq(struct mmc_host *mmc, int enable) | |
127 | { | |
128 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
129 | ||
130 | if (enable) { | |
54680fe7 SH |
131 | host->sdio_irq_mask = TMIO_SDIO_MASK_ALL & |
132 | ~TMIO_SDIO_STAT_IOIRQ; | |
b6147490 | 133 | sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0001); |
54680fe7 | 134 | sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask); |
b6147490 | 135 | } else { |
54680fe7 SH |
136 | host->sdio_irq_mask = TMIO_SDIO_MASK_ALL; |
137 | sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask); | |
b6147490 | 138 | sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0000); |
b6147490 GL |
139 | } |
140 | } | |
141 | ||
142 | static void tmio_mmc_set_clock(struct tmio_mmc_host *host, int new_clock) | |
143 | { | |
144 | u32 clk = 0, clock; | |
145 | ||
146 | if (new_clock) { | |
147 | for (clock = host->mmc->f_min, clk = 0x80000080; | |
148 | new_clock >= (clock<<1); clk >>= 1) | |
149 | clock <<= 1; | |
150 | clk |= 0x100; | |
151 | } | |
152 | ||
153 | if (host->set_clk_div) | |
154 | host->set_clk_div(host->pdev, (clk>>22) & 1); | |
155 | ||
156 | sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, clk & 0x1ff); | |
157 | } | |
158 | ||
159 | static void tmio_mmc_clk_stop(struct tmio_mmc_host *host) | |
160 | { | |
69d1fe18 | 161 | struct resource *res = platform_get_resource(host->pdev, IORESOURCE_MEM, 0); |
b6147490 | 162 | |
69d1fe18 GL |
163 | /* implicit BUG_ON(!res) */ |
164 | if (resource_size(res) > 0x100) { | |
165 | sd_ctrl_write16(host, CTL_CLK_AND_WAIT_CTL, 0x0000); | |
166 | msleep(10); | |
167 | } | |
d9b03421 | 168 | |
b6147490 GL |
169 | sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, ~0x0100 & |
170 | sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL)); | |
171 | msleep(10); | |
172 | } | |
173 | ||
174 | static void tmio_mmc_clk_start(struct tmio_mmc_host *host) | |
175 | { | |
69d1fe18 | 176 | struct resource *res = platform_get_resource(host->pdev, IORESOURCE_MEM, 0); |
b6147490 GL |
177 | |
178 | sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, 0x0100 | | |
179 | sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL)); | |
180 | msleep(10); | |
d9b03421 | 181 | |
69d1fe18 GL |
182 | /* implicit BUG_ON(!res) */ |
183 | if (resource_size(res) > 0x100) { | |
184 | sd_ctrl_write16(host, CTL_CLK_AND_WAIT_CTL, 0x0100); | |
185 | msleep(10); | |
186 | } | |
b6147490 GL |
187 | } |
188 | ||
189 | static void tmio_mmc_reset(struct tmio_mmc_host *host) | |
190 | { | |
69d1fe18 GL |
191 | struct resource *res = platform_get_resource(host->pdev, IORESOURCE_MEM, 0); |
192 | ||
b6147490 GL |
193 | /* FIXME - should we set stop clock reg here */ |
194 | sd_ctrl_write16(host, CTL_RESET_SD, 0x0000); | |
69d1fe18 GL |
195 | /* implicit BUG_ON(!res) */ |
196 | if (resource_size(res) > 0x100) | |
197 | sd_ctrl_write16(host, CTL_RESET_SDIO, 0x0000); | |
b6147490 GL |
198 | msleep(10); |
199 | sd_ctrl_write16(host, CTL_RESET_SD, 0x0001); | |
69d1fe18 GL |
200 | if (resource_size(res) > 0x100) |
201 | sd_ctrl_write16(host, CTL_RESET_SDIO, 0x0001); | |
b6147490 GL |
202 | msleep(10); |
203 | } | |
204 | ||
205 | static void tmio_mmc_reset_work(struct work_struct *work) | |
206 | { | |
207 | struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host, | |
208 | delayed_reset_work.work); | |
209 | struct mmc_request *mrq; | |
210 | unsigned long flags; | |
211 | ||
212 | spin_lock_irqsave(&host->lock, flags); | |
213 | mrq = host->mrq; | |
214 | ||
df3ef2d3 GL |
215 | /* |
216 | * is request already finished? Since we use a non-blocking | |
217 | * cancel_delayed_work(), it can happen, that a .set_ios() call preempts | |
218 | * us, so, have to check for IS_ERR(host->mrq) | |
219 | */ | |
220 | if (IS_ERR_OR_NULL(mrq) | |
b6147490 GL |
221 | || time_is_after_jiffies(host->last_req_ts + |
222 | msecs_to_jiffies(2000))) { | |
223 | spin_unlock_irqrestore(&host->lock, flags); | |
224 | return; | |
225 | } | |
226 | ||
227 | dev_warn(&host->pdev->dev, | |
228 | "timeout waiting for hardware interrupt (CMD%u)\n", | |
229 | mrq->cmd->opcode); | |
230 | ||
231 | if (host->data) | |
232 | host->data->error = -ETIMEDOUT; | |
233 | else if (host->cmd) | |
234 | host->cmd->error = -ETIMEDOUT; | |
235 | else | |
236 | mrq->cmd->error = -ETIMEDOUT; | |
237 | ||
238 | host->cmd = NULL; | |
239 | host->data = NULL; | |
b6147490 GL |
240 | host->force_pio = false; |
241 | ||
242 | spin_unlock_irqrestore(&host->lock, flags); | |
243 | ||
244 | tmio_mmc_reset(host); | |
245 | ||
df3ef2d3 GL |
246 | /* Ready for new calls */ |
247 | host->mrq = NULL; | |
248 | ||
e3de2be7 | 249 | tmio_mmc_abort_dma(host); |
b6147490 GL |
250 | mmc_request_done(host->mmc, mrq); |
251 | } | |
252 | ||
df3ef2d3 | 253 | /* called with host->lock held, interrupts disabled */ |
b6147490 GL |
254 | static void tmio_mmc_finish_request(struct tmio_mmc_host *host) |
255 | { | |
b9269fdd GL |
256 | struct mmc_request *mrq; |
257 | unsigned long flags; | |
b6147490 | 258 | |
b9269fdd GL |
259 | spin_lock_irqsave(&host->lock, flags); |
260 | ||
261 | mrq = host->mrq; | |
262 | if (IS_ERR_OR_NULL(mrq)) { | |
263 | spin_unlock_irqrestore(&host->lock, flags); | |
b6147490 | 264 | return; |
b9269fdd | 265 | } |
b6147490 | 266 | |
b6147490 GL |
267 | host->cmd = NULL; |
268 | host->data = NULL; | |
269 | host->force_pio = false; | |
270 | ||
271 | cancel_delayed_work(&host->delayed_reset_work); | |
272 | ||
df3ef2d3 | 273 | host->mrq = NULL; |
b9269fdd | 274 | spin_unlock_irqrestore(&host->lock, flags); |
df3ef2d3 | 275 | |
e3de2be7 GL |
276 | if (mrq->cmd->error || (mrq->data && mrq->data->error)) |
277 | tmio_mmc_abort_dma(host); | |
278 | ||
b6147490 GL |
279 | mmc_request_done(host->mmc, mrq); |
280 | } | |
281 | ||
b9269fdd GL |
282 | static void tmio_mmc_done_work(struct work_struct *work) |
283 | { | |
284 | struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host, | |
285 | done); | |
286 | tmio_mmc_finish_request(host); | |
287 | } | |
288 | ||
b6147490 GL |
289 | /* These are the bitmasks the tmio chip requires to implement the MMC response |
290 | * types. Note that R1 and R6 are the same in this scheme. */ | |
291 | #define APP_CMD 0x0040 | |
292 | #define RESP_NONE 0x0300 | |
293 | #define RESP_R1 0x0400 | |
294 | #define RESP_R1B 0x0500 | |
295 | #define RESP_R2 0x0600 | |
296 | #define RESP_R3 0x0700 | |
297 | #define DATA_PRESENT 0x0800 | |
298 | #define TRANSFER_READ 0x1000 | |
299 | #define TRANSFER_MULTI 0x2000 | |
300 | #define SECURITY_CMD 0x4000 | |
301 | ||
302 | static int tmio_mmc_start_command(struct tmio_mmc_host *host, struct mmc_command *cmd) | |
303 | { | |
304 | struct mmc_data *data = host->data; | |
305 | int c = cmd->opcode; | |
e23cd53c | 306 | u32 irq_mask = TMIO_MASK_CMD; |
b6147490 GL |
307 | |
308 | /* Command 12 is handled by hardware */ | |
309 | if (cmd->opcode == 12 && !cmd->arg) { | |
310 | sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0x001); | |
311 | return 0; | |
312 | } | |
313 | ||
314 | switch (mmc_resp_type(cmd)) { | |
315 | case MMC_RSP_NONE: c |= RESP_NONE; break; | |
316 | case MMC_RSP_R1: c |= RESP_R1; break; | |
317 | case MMC_RSP_R1B: c |= RESP_R1B; break; | |
318 | case MMC_RSP_R2: c |= RESP_R2; break; | |
319 | case MMC_RSP_R3: c |= RESP_R3; break; | |
320 | default: | |
321 | pr_debug("Unknown response type %d\n", mmc_resp_type(cmd)); | |
322 | return -EINVAL; | |
323 | } | |
324 | ||
325 | host->cmd = cmd; | |
326 | ||
327 | /* FIXME - this seems to be ok commented out but the spec suggest this bit | |
328 | * should be set when issuing app commands. | |
329 | * if(cmd->flags & MMC_FLAG_ACMD) | |
330 | * c |= APP_CMD; | |
331 | */ | |
332 | if (data) { | |
333 | c |= DATA_PRESENT; | |
334 | if (data->blocks > 1) { | |
335 | sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0x100); | |
336 | c |= TRANSFER_MULTI; | |
337 | } | |
338 | if (data->flags & MMC_DATA_READ) | |
339 | c |= TRANSFER_READ; | |
340 | } | |
341 | ||
e23cd53c GL |
342 | if (!host->native_hotplug) |
343 | irq_mask &= ~(TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT); | |
344 | tmio_mmc_enable_mmc_irqs(host, irq_mask); | |
b6147490 GL |
345 | |
346 | /* Fire off the command */ | |
347 | sd_ctrl_write32(host, CTL_ARG_REG, cmd->arg); | |
348 | sd_ctrl_write16(host, CTL_SD_CMD, c); | |
349 | ||
350 | return 0; | |
351 | } | |
352 | ||
353 | /* | |
354 | * This chip always returns (at least?) as much data as you ask for. | |
355 | * I'm unsure what happens if you ask for less than a block. This should be | |
25985edc | 356 | * looked into to ensure that a funny length read doesn't hose the controller. |
b6147490 GL |
357 | */ |
358 | static void tmio_mmc_pio_irq(struct tmio_mmc_host *host) | |
359 | { | |
360 | struct mmc_data *data = host->data; | |
361 | void *sg_virt; | |
362 | unsigned short *buf; | |
363 | unsigned int count; | |
364 | unsigned long flags; | |
365 | ||
366 | if ((host->chan_tx || host->chan_rx) && !host->force_pio) { | |
367 | pr_err("PIO IRQ in DMA mode!\n"); | |
368 | return; | |
369 | } else if (!data) { | |
370 | pr_debug("Spurious PIO IRQ\n"); | |
371 | return; | |
372 | } | |
373 | ||
374 | sg_virt = tmio_mmc_kmap_atomic(host->sg_ptr, &flags); | |
375 | buf = (unsigned short *)(sg_virt + host->sg_off); | |
376 | ||
377 | count = host->sg_ptr->length - host->sg_off; | |
378 | if (count > data->blksz) | |
379 | count = data->blksz; | |
380 | ||
381 | pr_debug("count: %08x offset: %08x flags %08x\n", | |
382 | count, host->sg_off, data->flags); | |
383 | ||
384 | /* Transfer the data */ | |
385 | if (data->flags & MMC_DATA_READ) | |
386 | sd_ctrl_read16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1); | |
387 | else | |
388 | sd_ctrl_write16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1); | |
389 | ||
390 | host->sg_off += count; | |
391 | ||
392 | tmio_mmc_kunmap_atomic(host->sg_ptr, &flags, sg_virt); | |
393 | ||
394 | if (host->sg_off == host->sg_ptr->length) | |
395 | tmio_mmc_next_sg(host); | |
396 | ||
397 | return; | |
398 | } | |
399 | ||
400 | static void tmio_mmc_check_bounce_buffer(struct tmio_mmc_host *host) | |
401 | { | |
402 | if (host->sg_ptr == &host->bounce_sg) { | |
403 | unsigned long flags; | |
404 | void *sg_vaddr = tmio_mmc_kmap_atomic(host->sg_orig, &flags); | |
405 | memcpy(sg_vaddr, host->bounce_buf, host->bounce_sg.length); | |
406 | tmio_mmc_kunmap_atomic(host->sg_orig, &flags, sg_vaddr); | |
407 | } | |
408 | } | |
409 | ||
410 | /* needs to be called with host->lock held */ | |
411 | void tmio_mmc_do_data_irq(struct tmio_mmc_host *host) | |
412 | { | |
413 | struct mmc_data *data = host->data; | |
414 | struct mmc_command *stop; | |
415 | ||
416 | host->data = NULL; | |
417 | ||
418 | if (!data) { | |
419 | dev_warn(&host->pdev->dev, "Spurious data end IRQ\n"); | |
420 | return; | |
421 | } | |
422 | stop = data->stop; | |
423 | ||
424 | /* FIXME - return correct transfer count on errors */ | |
425 | if (!data->error) | |
426 | data->bytes_xfered = data->blocks * data->blksz; | |
427 | else | |
428 | data->bytes_xfered = 0; | |
429 | ||
430 | pr_debug("Completed data request\n"); | |
431 | ||
432 | /* | |
433 | * FIXME: other drivers allow an optional stop command of any given type | |
434 | * which we dont do, as the chip can auto generate them. | |
435 | * Perhaps we can be smarter about when to use auto CMD12 and | |
436 | * only issue the auto request when we know this is the desired | |
437 | * stop command, allowing fallback to the stop command the | |
438 | * upper layers expect. For now, we do what works. | |
439 | */ | |
440 | ||
441 | if (data->flags & MMC_DATA_READ) { | |
442 | if (host->chan_rx && !host->force_pio) | |
443 | tmio_mmc_check_bounce_buffer(host); | |
444 | dev_dbg(&host->pdev->dev, "Complete Rx request %p\n", | |
445 | host->mrq); | |
446 | } else { | |
447 | dev_dbg(&host->pdev->dev, "Complete Tx request %p\n", | |
448 | host->mrq); | |
449 | } | |
450 | ||
451 | if (stop) { | |
452 | if (stop->opcode == 12 && !stop->arg) | |
453 | sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0x000); | |
454 | else | |
455 | BUG(); | |
456 | } | |
457 | ||
b9269fdd | 458 | schedule_work(&host->done); |
b6147490 GL |
459 | } |
460 | ||
461 | static void tmio_mmc_data_irq(struct tmio_mmc_host *host) | |
462 | { | |
463 | struct mmc_data *data; | |
464 | spin_lock(&host->lock); | |
465 | data = host->data; | |
466 | ||
467 | if (!data) | |
468 | goto out; | |
469 | ||
470 | if (host->chan_tx && (data->flags & MMC_DATA_WRITE) && !host->force_pio) { | |
471 | /* | |
472 | * Has all data been written out yet? Testing on SuperH showed, | |
473 | * that in most cases the first interrupt comes already with the | |
474 | * BUSY status bit clear, but on some operations, like mount or | |
475 | * in the beginning of a write / sync / umount, there is one | |
476 | * DATAEND interrupt with the BUSY bit set, in this cases | |
477 | * waiting for one more interrupt fixes the problem. | |
478 | */ | |
479 | if (!(sd_ctrl_read32(host, CTL_STATUS) & TMIO_STAT_CMD_BUSY)) { | |
480 | tmio_mmc_disable_mmc_irqs(host, TMIO_STAT_DATAEND); | |
481 | tasklet_schedule(&host->dma_complete); | |
482 | } | |
483 | } else if (host->chan_rx && (data->flags & MMC_DATA_READ) && !host->force_pio) { | |
484 | tmio_mmc_disable_mmc_irqs(host, TMIO_STAT_DATAEND); | |
485 | tasklet_schedule(&host->dma_complete); | |
486 | } else { | |
487 | tmio_mmc_do_data_irq(host); | |
488 | tmio_mmc_disable_mmc_irqs(host, TMIO_MASK_READOP | TMIO_MASK_WRITEOP); | |
489 | } | |
490 | out: | |
491 | spin_unlock(&host->lock); | |
492 | } | |
493 | ||
494 | static void tmio_mmc_cmd_irq(struct tmio_mmc_host *host, | |
495 | unsigned int stat) | |
496 | { | |
497 | struct mmc_command *cmd = host->cmd; | |
498 | int i, addr; | |
499 | ||
500 | spin_lock(&host->lock); | |
501 | ||
502 | if (!host->cmd) { | |
503 | pr_debug("Spurious CMD irq\n"); | |
504 | goto out; | |
505 | } | |
506 | ||
507 | host->cmd = NULL; | |
508 | ||
509 | /* This controller is sicker than the PXA one. Not only do we need to | |
510 | * drop the top 8 bits of the first response word, we also need to | |
511 | * modify the order of the response for short response command types. | |
512 | */ | |
513 | ||
514 | for (i = 3, addr = CTL_RESPONSE ; i >= 0 ; i--, addr += 4) | |
515 | cmd->resp[i] = sd_ctrl_read32(host, addr); | |
516 | ||
517 | if (cmd->flags & MMC_RSP_136) { | |
518 | cmd->resp[0] = (cmd->resp[0] << 8) | (cmd->resp[1] >> 24); | |
519 | cmd->resp[1] = (cmd->resp[1] << 8) | (cmd->resp[2] >> 24); | |
520 | cmd->resp[2] = (cmd->resp[2] << 8) | (cmd->resp[3] >> 24); | |
521 | cmd->resp[3] <<= 8; | |
522 | } else if (cmd->flags & MMC_RSP_R3) { | |
523 | cmd->resp[0] = cmd->resp[3]; | |
524 | } | |
525 | ||
526 | if (stat & TMIO_STAT_CMDTIMEOUT) | |
527 | cmd->error = -ETIMEDOUT; | |
528 | else if (stat & TMIO_STAT_CRCFAIL && cmd->flags & MMC_RSP_CRC) | |
529 | cmd->error = -EILSEQ; | |
530 | ||
531 | /* If there is data to handle we enable data IRQs here, and | |
532 | * we will ultimatley finish the request in the data_end handler. | |
533 | * If theres no data or we encountered an error, finish now. | |
534 | */ | |
535 | if (host->data && !cmd->error) { | |
536 | if (host->data->flags & MMC_DATA_READ) { | |
537 | if (host->force_pio || !host->chan_rx) | |
538 | tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_READOP); | |
539 | else | |
540 | tasklet_schedule(&host->dma_issue); | |
541 | } else { | |
542 | if (host->force_pio || !host->chan_tx) | |
543 | tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_WRITEOP); | |
544 | else | |
545 | tasklet_schedule(&host->dma_issue); | |
546 | } | |
547 | } else { | |
b9269fdd | 548 | schedule_work(&host->done); |
b6147490 GL |
549 | } |
550 | ||
551 | out: | |
552 | spin_unlock(&host->lock); | |
553 | } | |
554 | ||
7729c7a2 SH |
555 | static void tmio_mmc_card_irq_status(struct tmio_mmc_host *host, |
556 | int *ireg, int *status) | |
b6147490 | 557 | { |
7729c7a2 SH |
558 | *status = sd_ctrl_read32(host, CTL_STATUS); |
559 | *ireg = *status & TMIO_MASK_IRQ & ~host->sdcard_irq_mask; | |
b6147490 | 560 | |
7729c7a2 SH |
561 | pr_debug_status(*status); |
562 | pr_debug_status(*ireg); | |
563 | } | |
b6147490 | 564 | |
7729c7a2 SH |
565 | static bool __tmio_mmc_card_detect_irq(struct tmio_mmc_host *host, |
566 | int ireg, int status) | |
567 | { | |
568 | struct mmc_host *mmc = host->mmc; | |
b6147490 | 569 | |
e312eb1e PP |
570 | /* Card insert / remove attempts */ |
571 | if (ireg & (TMIO_STAT_CARD_INSERT | TMIO_STAT_CARD_REMOVE)) { | |
572 | tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_CARD_INSERT | | |
573 | TMIO_STAT_CARD_REMOVE); | |
71d111cd GL |
574 | if ((((ireg & TMIO_STAT_CARD_REMOVE) && mmc->card) || |
575 | ((ireg & TMIO_STAT_CARD_INSERT) && !mmc->card)) && | |
576 | !work_pending(&mmc->detect.work)) | |
b9269fdd | 577 | mmc_detect_change(host->mmc, msecs_to_jiffies(100)); |
7729c7a2 | 578 | return true; |
b6147490 GL |
579 | } |
580 | ||
7729c7a2 SH |
581 | return false; |
582 | } | |
583 | ||
584 | irqreturn_t tmio_mmc_card_detect_irq(int irq, void *devid) | |
585 | { | |
586 | unsigned int ireg, status; | |
587 | struct tmio_mmc_host *host = devid; | |
b6147490 | 588 | |
7729c7a2 SH |
589 | tmio_mmc_card_irq_status(host, &ireg, &status); |
590 | __tmio_mmc_card_detect_irq(host, ireg, status); | |
591 | ||
592 | return IRQ_HANDLED; | |
593 | } | |
594 | EXPORT_SYMBOL(tmio_mmc_card_detect_irq); | |
595 | ||
596 | static bool __tmio_mmc_sdcard_irq(struct tmio_mmc_host *host, | |
597 | int ireg, int status) | |
598 | { | |
e312eb1e PP |
599 | /* Command completion */ |
600 | if (ireg & (TMIO_STAT_CMDRESPEND | TMIO_STAT_CMDTIMEOUT)) { | |
601 | tmio_mmc_ack_mmc_irqs(host, | |
602 | TMIO_STAT_CMDRESPEND | | |
603 | TMIO_STAT_CMDTIMEOUT); | |
604 | tmio_mmc_cmd_irq(host, status); | |
7729c7a2 | 605 | return true; |
e312eb1e | 606 | } |
b6147490 | 607 | |
e312eb1e PP |
608 | /* Data transfer */ |
609 | if (ireg & (TMIO_STAT_RXRDY | TMIO_STAT_TXRQ)) { | |
610 | tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_RXRDY | TMIO_STAT_TXRQ); | |
611 | tmio_mmc_pio_irq(host); | |
7729c7a2 | 612 | return true; |
e312eb1e | 613 | } |
b6147490 | 614 | |
e312eb1e PP |
615 | /* Data transfer completion */ |
616 | if (ireg & TMIO_STAT_DATAEND) { | |
617 | tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_DATAEND); | |
618 | tmio_mmc_data_irq(host); | |
7729c7a2 | 619 | return true; |
b6147490 | 620 | } |
e312eb1e | 621 | |
7729c7a2 SH |
622 | return false; |
623 | } | |
624 | ||
625 | irqreturn_t tmio_mmc_sdcard_irq(int irq, void *devid) | |
626 | { | |
627 | unsigned int ireg, status; | |
628 | struct tmio_mmc_host *host = devid; | |
629 | ||
630 | tmio_mmc_card_irq_status(host, &ireg, &status); | |
631 | __tmio_mmc_sdcard_irq(host, ireg, status); | |
632 | ||
633 | return IRQ_HANDLED; | |
634 | } | |
635 | EXPORT_SYMBOL(tmio_mmc_sdcard_irq); | |
636 | ||
637 | irqreturn_t tmio_mmc_sdio_irq(int irq, void *devid) | |
638 | { | |
639 | struct tmio_mmc_host *host = devid; | |
640 | struct mmc_host *mmc = host->mmc; | |
641 | struct tmio_mmc_data *pdata = host->pdata; | |
642 | unsigned int ireg, status; | |
643 | ||
644 | if (!(pdata->flags & TMIO_MMC_SDIO_IRQ)) | |
645 | return IRQ_HANDLED; | |
646 | ||
647 | status = sd_ctrl_read16(host, CTL_SDIO_STATUS); | |
648 | ireg = status & TMIO_SDIO_MASK_ALL & ~host->sdcard_irq_mask; | |
649 | ||
650 | sd_ctrl_write16(host, CTL_SDIO_STATUS, status & ~TMIO_SDIO_MASK_ALL); | |
651 | ||
652 | if (mmc->caps & MMC_CAP_SDIO_IRQ && ireg & TMIO_SDIO_STAT_IOIRQ) | |
653 | mmc_signal_sdio_irq(mmc); | |
654 | ||
655 | return IRQ_HANDLED; | |
656 | } | |
657 | EXPORT_SYMBOL(tmio_mmc_sdio_irq); | |
658 | ||
659 | irqreturn_t tmio_mmc_irq(int irq, void *devid) | |
660 | { | |
661 | struct tmio_mmc_host *host = devid; | |
662 | unsigned int ireg, status; | |
663 | ||
664 | pr_debug("MMC IRQ begin\n"); | |
665 | ||
666 | tmio_mmc_card_irq_status(host, &ireg, &status); | |
667 | if (__tmio_mmc_card_detect_irq(host, ireg, status)) | |
668 | return IRQ_HANDLED; | |
669 | if (__tmio_mmc_sdcard_irq(host, ireg, status)) | |
670 | return IRQ_HANDLED; | |
671 | ||
672 | tmio_mmc_sdio_irq(irq, devid); | |
b6147490 | 673 | |
b6147490 GL |
674 | return IRQ_HANDLED; |
675 | } | |
8e7bfdb3 | 676 | EXPORT_SYMBOL(tmio_mmc_irq); |
b6147490 GL |
677 | |
678 | static int tmio_mmc_start_data(struct tmio_mmc_host *host, | |
679 | struct mmc_data *data) | |
680 | { | |
681 | struct tmio_mmc_data *pdata = host->pdata; | |
682 | ||
683 | pr_debug("setup data transfer: blocksize %08x nr_blocks %d\n", | |
684 | data->blksz, data->blocks); | |
685 | ||
686 | /* Some hardware cannot perform 2 byte requests in 4 bit mode */ | |
687 | if (host->mmc->ios.bus_width == MMC_BUS_WIDTH_4) { | |
688 | int blksz_2bytes = pdata->flags & TMIO_MMC_BLKSZ_2BYTES; | |
689 | ||
690 | if (data->blksz < 2 || (data->blksz < 4 && !blksz_2bytes)) { | |
691 | pr_err("%s: %d byte block unsupported in 4 bit mode\n", | |
692 | mmc_hostname(host->mmc), data->blksz); | |
693 | return -EINVAL; | |
694 | } | |
695 | } | |
696 | ||
697 | tmio_mmc_init_sg(host, data); | |
698 | host->data = data; | |
699 | ||
700 | /* Set transfer length / blocksize */ | |
701 | sd_ctrl_write16(host, CTL_SD_XFER_LEN, data->blksz); | |
702 | sd_ctrl_write16(host, CTL_XFER_BLK_COUNT, data->blocks); | |
703 | ||
704 | tmio_mmc_start_dma(host, data); | |
705 | ||
706 | return 0; | |
707 | } | |
708 | ||
709 | /* Process requests from the MMC layer */ | |
710 | static void tmio_mmc_request(struct mmc_host *mmc, struct mmc_request *mrq) | |
711 | { | |
712 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
df3ef2d3 | 713 | unsigned long flags; |
b6147490 GL |
714 | int ret; |
715 | ||
df3ef2d3 GL |
716 | spin_lock_irqsave(&host->lock, flags); |
717 | ||
718 | if (host->mrq) { | |
b6147490 | 719 | pr_debug("request not null\n"); |
df3ef2d3 GL |
720 | if (IS_ERR(host->mrq)) { |
721 | spin_unlock_irqrestore(&host->lock, flags); | |
722 | mrq->cmd->error = -EAGAIN; | |
723 | mmc_request_done(mmc, mrq); | |
724 | return; | |
725 | } | |
726 | } | |
b6147490 GL |
727 | |
728 | host->last_req_ts = jiffies; | |
729 | wmb(); | |
730 | host->mrq = mrq; | |
731 | ||
df3ef2d3 GL |
732 | spin_unlock_irqrestore(&host->lock, flags); |
733 | ||
b6147490 GL |
734 | if (mrq->data) { |
735 | ret = tmio_mmc_start_data(host, mrq->data); | |
736 | if (ret) | |
737 | goto fail; | |
738 | } | |
739 | ||
740 | ret = tmio_mmc_start_command(host, mrq->cmd); | |
741 | if (!ret) { | |
742 | schedule_delayed_work(&host->delayed_reset_work, | |
743 | msecs_to_jiffies(2000)); | |
744 | return; | |
745 | } | |
746 | ||
747 | fail: | |
b6147490 | 748 | host->force_pio = false; |
df3ef2d3 | 749 | host->mrq = NULL; |
b6147490 GL |
750 | mrq->cmd->error = ret; |
751 | mmc_request_done(mmc, mrq); | |
752 | } | |
753 | ||
754 | /* Set MMC clock / power. | |
755 | * Note: This controller uses a simple divider scheme therefore it cannot | |
756 | * run a MMC card at full speed (20MHz). The max clock is 24MHz on SD, but as | |
757 | * MMC wont run that fast, it has to be clocked at 12MHz which is the next | |
758 | * slowest setting. | |
759 | */ | |
760 | static void tmio_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) | |
761 | { | |
762 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
df3ef2d3 GL |
763 | unsigned long flags; |
764 | ||
b9269fdd GL |
765 | mutex_lock(&host->ios_lock); |
766 | ||
df3ef2d3 GL |
767 | spin_lock_irqsave(&host->lock, flags); |
768 | if (host->mrq) { | |
769 | if (IS_ERR(host->mrq)) { | |
770 | dev_dbg(&host->pdev->dev, | |
771 | "%s.%d: concurrent .set_ios(), clk %u, mode %u\n", | |
772 | current->comm, task_pid_nr(current), | |
773 | ios->clock, ios->power_mode); | |
774 | host->mrq = ERR_PTR(-EINTR); | |
775 | } else { | |
776 | dev_dbg(&host->pdev->dev, | |
777 | "%s.%d: CMD%u active since %lu, now %lu!\n", | |
778 | current->comm, task_pid_nr(current), | |
779 | host->mrq->cmd->opcode, host->last_req_ts, jiffies); | |
780 | } | |
781 | spin_unlock_irqrestore(&host->lock, flags); | |
b9269fdd GL |
782 | |
783 | mutex_unlock(&host->ios_lock); | |
df3ef2d3 GL |
784 | return; |
785 | } | |
786 | ||
787 | host->mrq = ERR_PTR(-EBUSY); | |
788 | ||
789 | spin_unlock_irqrestore(&host->lock, flags); | |
b6147490 | 790 | |
71d111cd | 791 | /* |
c391e1b9 | 792 | * host->power toggles between false and true in both cases - either |
c8be24c2 GL |
793 | * or not the controller can be runtime-suspended during inactivity. |
794 | * But if the controller has to be kept on, the runtime-pm usage_count | |
795 | * is kept positive, so no suspending actually takes place. | |
71d111cd GL |
796 | */ |
797 | if (ios->power_mode == MMC_POWER_ON && ios->clock) { | |
c391e1b9 | 798 | if (!host->power) { |
7311bef0 | 799 | pm_runtime_get_sync(&host->pdev->dev); |
c391e1b9 | 800 | host->power = true; |
7311bef0 | 801 | } |
71d111cd | 802 | tmio_mmc_set_clock(host, ios->clock); |
c919c2a0 GL |
803 | /* power up SD bus */ |
804 | if (host->set_pwr) | |
805 | host->set_pwr(host->pdev, 1); | |
5fd01579 GL |
806 | /* start bus clock */ |
807 | tmio_mmc_clk_start(host); | |
71d111cd | 808 | } else if (ios->power_mode != MMC_POWER_UP) { |
f6b8b52c | 809 | if (host->set_pwr && ios->power_mode == MMC_POWER_OFF) |
71d111cd | 810 | host->set_pwr(host->pdev, 0); |
c391e1b9 GL |
811 | if (host->power) { |
812 | host->power = false; | |
71d111cd GL |
813 | pm_runtime_put(&host->pdev->dev); |
814 | } | |
815 | tmio_mmc_clk_stop(host); | |
b6147490 GL |
816 | } |
817 | ||
818 | switch (ios->bus_width) { | |
819 | case MMC_BUS_WIDTH_1: | |
820 | sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, 0x80e0); | |
821 | break; | |
822 | case MMC_BUS_WIDTH_4: | |
823 | sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, 0x00e0); | |
824 | break; | |
825 | } | |
826 | ||
827 | /* Let things settle. delay taken from winCE driver */ | |
828 | udelay(140); | |
df3ef2d3 GL |
829 | if (PTR_ERR(host->mrq) == -EINTR) |
830 | dev_dbg(&host->pdev->dev, | |
831 | "%s.%d: IOS interrupted: clk %u, mode %u", | |
832 | current->comm, task_pid_nr(current), | |
833 | ios->clock, ios->power_mode); | |
834 | host->mrq = NULL; | |
b9269fdd GL |
835 | |
836 | mutex_unlock(&host->ios_lock); | |
b6147490 GL |
837 | } |
838 | ||
839 | static int tmio_mmc_get_ro(struct mmc_host *mmc) | |
840 | { | |
841 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
842 | struct tmio_mmc_data *pdata = host->pdata; | |
843 | ||
7d8b4c2a GL |
844 | return !((pdata->flags & TMIO_MMC_WRPROTECT_DISABLE) || |
845 | (sd_ctrl_read32(host, CTL_STATUS) & TMIO_STAT_WRPROTECT)); | |
b6147490 GL |
846 | } |
847 | ||
848 | static int tmio_mmc_get_cd(struct mmc_host *mmc) | |
849 | { | |
850 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
851 | struct tmio_mmc_data *pdata = host->pdata; | |
852 | ||
853 | if (!pdata->get_cd) | |
854 | return -ENOSYS; | |
855 | else | |
856 | return pdata->get_cd(host->pdev); | |
857 | } | |
858 | ||
859 | static const struct mmc_host_ops tmio_mmc_ops = { | |
860 | .request = tmio_mmc_request, | |
861 | .set_ios = tmio_mmc_set_ios, | |
862 | .get_ro = tmio_mmc_get_ro, | |
863 | .get_cd = tmio_mmc_get_cd, | |
864 | .enable_sdio_irq = tmio_mmc_enable_sdio_irq, | |
865 | }; | |
866 | ||
867 | int __devinit tmio_mmc_host_probe(struct tmio_mmc_host **host, | |
868 | struct platform_device *pdev, | |
869 | struct tmio_mmc_data *pdata) | |
870 | { | |
871 | struct tmio_mmc_host *_host; | |
872 | struct mmc_host *mmc; | |
873 | struct resource *res_ctl; | |
874 | int ret; | |
875 | u32 irq_mask = TMIO_MASK_CMD; | |
876 | ||
877 | res_ctl = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
878 | if (!res_ctl) | |
879 | return -EINVAL; | |
880 | ||
881 | mmc = mmc_alloc_host(sizeof(struct tmio_mmc_host), &pdev->dev); | |
882 | if (!mmc) | |
883 | return -ENOMEM; | |
884 | ||
7311bef0 | 885 | pdata->dev = &pdev->dev; |
b6147490 GL |
886 | _host = mmc_priv(mmc); |
887 | _host->pdata = pdata; | |
888 | _host->mmc = mmc; | |
889 | _host->pdev = pdev; | |
890 | platform_set_drvdata(pdev, mmc); | |
891 | ||
892 | _host->set_pwr = pdata->set_pwr; | |
893 | _host->set_clk_div = pdata->set_clk_div; | |
894 | ||
895 | /* SD control register space size is 0x200, 0x400 for bus_shift=1 */ | |
896 | _host->bus_shift = resource_size(res_ctl) >> 10; | |
897 | ||
898 | _host->ctl = ioremap(res_ctl->start, resource_size(res_ctl)); | |
899 | if (!_host->ctl) { | |
900 | ret = -ENOMEM; | |
901 | goto host_free; | |
902 | } | |
903 | ||
904 | mmc->ops = &tmio_mmc_ops; | |
905 | mmc->caps = MMC_CAP_4_BIT_DATA | pdata->capabilities; | |
906 | mmc->f_max = pdata->hclk; | |
907 | mmc->f_min = mmc->f_max / 512; | |
908 | mmc->max_segs = 32; | |
909 | mmc->max_blk_size = 512; | |
910 | mmc->max_blk_count = (PAGE_CACHE_SIZE / mmc->max_blk_size) * | |
911 | mmc->max_segs; | |
912 | mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count; | |
913 | mmc->max_seg_size = mmc->max_req_size; | |
914 | if (pdata->ocr_mask) | |
915 | mmc->ocr_avail = pdata->ocr_mask; | |
916 | else | |
917 | mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34; | |
918 | ||
c8be24c2 | 919 | _host->native_hotplug = !(pdata->flags & TMIO_MMC_USE_GPIO_CD || |
2b1ac5c2 GL |
920 | mmc->caps & MMC_CAP_NEEDS_POLL || |
921 | mmc->caps & MMC_CAP_NONREMOVABLE); | |
922 | ||
c391e1b9 | 923 | _host->power = false; |
e6ee7182 GL |
924 | pm_runtime_enable(&pdev->dev); |
925 | ret = pm_runtime_resume(&pdev->dev); | |
926 | if (ret < 0) | |
927 | goto pm_disable; | |
928 | ||
cbb18b30 BH |
929 | /* |
930 | * There are 4 different scenarios for the card detection: | |
931 | * 1) an external gpio irq handles the cd (best for power savings) | |
932 | * 2) internal sdhi irq handles the cd | |
933 | * 3) a worker thread polls the sdhi - indicated by MMC_CAP_NEEDS_POLL | |
934 | * 4) the medium is non-removable - indicated by MMC_CAP_NONREMOVABLE | |
935 | * | |
c8be24c2 GL |
936 | * While we increment the runtime PM counter for all scenarios when |
937 | * the mmc core activates us by calling an appropriate set_ios(), we | |
938 | * must additionally ensure that in case 2) the tmio mmc hardware stays | |
cbb18b30 BH |
939 | * additionally ensure that in case 2) the tmio mmc hardware stays |
940 | * powered on during runtime for the card detection to work. | |
941 | */ | |
2b1ac5c2 | 942 | if (_host->native_hotplug) |
cbb18b30 BH |
943 | pm_runtime_get_noresume(&pdev->dev); |
944 | ||
b6147490 GL |
945 | tmio_mmc_clk_stop(_host); |
946 | tmio_mmc_reset(_host); | |
947 | ||
54680fe7 | 948 | _host->sdcard_irq_mask = sd_ctrl_read32(_host, CTL_IRQ_MASK); |
b6147490 GL |
949 | tmio_mmc_disable_mmc_irqs(_host, TMIO_MASK_ALL); |
950 | if (pdata->flags & TMIO_MMC_SDIO_IRQ) | |
951 | tmio_mmc_enable_sdio_irq(mmc, 0); | |
952 | ||
b6147490 | 953 | spin_lock_init(&_host->lock); |
b9269fdd | 954 | mutex_init(&_host->ios_lock); |
b6147490 GL |
955 | |
956 | /* Init delayed work for request timeouts */ | |
957 | INIT_DELAYED_WORK(&_host->delayed_reset_work, tmio_mmc_reset_work); | |
b9269fdd | 958 | INIT_WORK(&_host->done, tmio_mmc_done_work); |
b6147490 GL |
959 | |
960 | /* See if we also get DMA */ | |
961 | tmio_mmc_request_dma(_host, pdata); | |
962 | ||
963 | mmc_add_host(mmc); | |
964 | ||
c419e611 RW |
965 | dev_pm_qos_expose_latency_limit(&pdev->dev, 100); |
966 | ||
b6147490 GL |
967 | /* Unmask the IRQs we want to know about */ |
968 | if (!_host->chan_rx) | |
969 | irq_mask |= TMIO_MASK_READOP; | |
970 | if (!_host->chan_tx) | |
971 | irq_mask |= TMIO_MASK_WRITEOP; | |
e23cd53c GL |
972 | if (!_host->native_hotplug) |
973 | irq_mask &= ~(TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT); | |
b6147490 GL |
974 | |
975 | tmio_mmc_enable_mmc_irqs(_host, irq_mask); | |
976 | ||
c8be24c2 GL |
977 | if (pdata->flags & TMIO_MMC_USE_GPIO_CD) { |
978 | ret = mmc_cd_gpio_request(mmc, pdata->cd_gpio); | |
979 | if (ret < 0) { | |
980 | tmio_mmc_host_remove(_host); | |
981 | return ret; | |
982 | } | |
983 | } | |
984 | ||
b6147490 GL |
985 | *host = _host; |
986 | ||
987 | return 0; | |
988 | ||
e6ee7182 GL |
989 | pm_disable: |
990 | pm_runtime_disable(&pdev->dev); | |
b6147490 GL |
991 | iounmap(_host->ctl); |
992 | host_free: | |
993 | mmc_free_host(mmc); | |
994 | ||
995 | return ret; | |
996 | } | |
997 | EXPORT_SYMBOL(tmio_mmc_host_probe); | |
998 | ||
999 | void tmio_mmc_host_remove(struct tmio_mmc_host *host) | |
1000 | { | |
e6ee7182 | 1001 | struct platform_device *pdev = host->pdev; |
c8be24c2 GL |
1002 | struct tmio_mmc_data *pdata = host->pdata; |
1003 | struct mmc_host *mmc = host->mmc; | |
1004 | ||
1005 | if (pdata->flags & TMIO_MMC_USE_GPIO_CD) | |
1006 | /* | |
1007 | * This means we can miss a card-eject, but this is anyway | |
1008 | * possible, because of delayed processing of hotplug events. | |
1009 | */ | |
1010 | mmc_cd_gpio_free(mmc); | |
e6ee7182 | 1011 | |
2b1ac5c2 | 1012 | if (!host->native_hotplug) |
7311bef0 GL |
1013 | pm_runtime_get_sync(&pdev->dev); |
1014 | ||
c419e611 RW |
1015 | dev_pm_qos_hide_latency_limit(&pdev->dev); |
1016 | ||
c8be24c2 | 1017 | mmc_remove_host(mmc); |
b9269fdd | 1018 | cancel_work_sync(&host->done); |
b6147490 GL |
1019 | cancel_delayed_work_sync(&host->delayed_reset_work); |
1020 | tmio_mmc_release_dma(host); | |
e6ee7182 | 1021 | |
e6ee7182 GL |
1022 | pm_runtime_put_sync(&pdev->dev); |
1023 | pm_runtime_disable(&pdev->dev); | |
7311bef0 GL |
1024 | |
1025 | iounmap(host->ctl); | |
c8be24c2 | 1026 | mmc_free_host(mmc); |
b6147490 GL |
1027 | } |
1028 | EXPORT_SYMBOL(tmio_mmc_host_remove); | |
1029 | ||
e6ee7182 GL |
1030 | #ifdef CONFIG_PM |
1031 | int tmio_mmc_host_suspend(struct device *dev) | |
1032 | { | |
1033 | struct mmc_host *mmc = dev_get_drvdata(dev); | |
1034 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
1035 | int ret = mmc_suspend_host(mmc); | |
1036 | ||
1037 | if (!ret) | |
1038 | tmio_mmc_disable_mmc_irqs(host, TMIO_MASK_ALL); | |
1039 | ||
e6ee7182 GL |
1040 | return ret; |
1041 | } | |
1042 | EXPORT_SYMBOL(tmio_mmc_host_suspend); | |
1043 | ||
1044 | int tmio_mmc_host_resume(struct device *dev) | |
1045 | { | |
1046 | struct mmc_host *mmc = dev_get_drvdata(dev); | |
1047 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
1048 | ||
c8be24c2 GL |
1049 | tmio_mmc_reset(host); |
1050 | tmio_mmc_enable_dma(host, true); | |
e6ee7182 | 1051 | |
c8be24c2 | 1052 | /* The MMC core will perform the complete set up */ |
e6ee7182 GL |
1053 | return mmc_resume_host(mmc); |
1054 | } | |
1055 | EXPORT_SYMBOL(tmio_mmc_host_resume); | |
1056 | ||
1057 | #endif /* CONFIG_PM */ | |
1058 | ||
7311bef0 GL |
1059 | int tmio_mmc_host_runtime_suspend(struct device *dev) |
1060 | { | |
1061 | return 0; | |
1062 | } | |
1063 | EXPORT_SYMBOL(tmio_mmc_host_runtime_suspend); | |
1064 | ||
1065 | int tmio_mmc_host_runtime_resume(struct device *dev) | |
1066 | { | |
1067 | struct mmc_host *mmc = dev_get_drvdata(dev); | |
1068 | struct tmio_mmc_host *host = mmc_priv(mmc); | |
7311bef0 GL |
1069 | |
1070 | tmio_mmc_reset(host); | |
162f43e3 | 1071 | tmio_mmc_enable_dma(host, true); |
7311bef0 | 1072 | |
7311bef0 GL |
1073 | return 0; |
1074 | } | |
1075 | EXPORT_SYMBOL(tmio_mmc_host_runtime_resume); | |
1076 | ||
b6147490 | 1077 | MODULE_LICENSE("GPL v2"); |