]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/e1000/e1000_main.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
vxge: should include tcp.h
[mirror_ubuntu-artful-kernel.git] / drivers / net / e1000 / e1000_main.c
CommitLineData
1da177e4
LT		 1/*******************************************************************************
2
0abb6eb1
AK		 3 Intel PRO/1000 Linux driver
4 Copyright(c) 1999 - 2006 Intel Corporation.
5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
1da177e4 13 more details.
0abb6eb1 14
1da177e4 15 You should have received a copy of the GNU General Public License along with
0abb6eb1
AK		 16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
1da177e4
LT		 22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
3d41e30a 24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
1da177e4
LT		 25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
29#include "e1000.h"
d0bb53e1 30#include <net/ip6_checksum.h>
1da177e4 31
1da177e4 32char e1000_driver_name[] = "e1000";
3ad2cc67 33static char e1000_driver_string[] = "Intel(R) PRO/1000 Network Driver";
15b2bee2 34#define DRV_VERSION "7.3.21-k3-NAPI"
abec42a4
SH		 35const char e1000_driver_version[] = DRV_VERSION;
36static const char e1000_copyright[] = "Copyright (c) 1999-2006 Intel Corporation.";
1da177e4
LT		 37
38/* e1000_pci_tbl - PCI Device ID Table
39 *
40 * Last entry must be all 0s
41 *
42 * Macro expands to...
43 * {PCI_DEVICE(PCI_VENDOR_ID_INTEL, device_id)}
44 */
45static struct pci_device_id e1000_pci_tbl[] = {
46 INTEL_E1000_ETHERNET_DEVICE(0x1000),
47 INTEL_E1000_ETHERNET_DEVICE(0x1001),
48 INTEL_E1000_ETHERNET_DEVICE(0x1004),
49 INTEL_E1000_ETHERNET_DEVICE(0x1008),
50 INTEL_E1000_ETHERNET_DEVICE(0x1009),
51 INTEL_E1000_ETHERNET_DEVICE(0x100C),
52 INTEL_E1000_ETHERNET_DEVICE(0x100D),
53 INTEL_E1000_ETHERNET_DEVICE(0x100E),
54 INTEL_E1000_ETHERNET_DEVICE(0x100F),
55 INTEL_E1000_ETHERNET_DEVICE(0x1010),
56 INTEL_E1000_ETHERNET_DEVICE(0x1011),
57 INTEL_E1000_ETHERNET_DEVICE(0x1012),
58 INTEL_E1000_ETHERNET_DEVICE(0x1013),
59 INTEL_E1000_ETHERNET_DEVICE(0x1014),
60 INTEL_E1000_ETHERNET_DEVICE(0x1015),
61 INTEL_E1000_ETHERNET_DEVICE(0x1016),
62 INTEL_E1000_ETHERNET_DEVICE(0x1017),
63 INTEL_E1000_ETHERNET_DEVICE(0x1018),
64 INTEL_E1000_ETHERNET_DEVICE(0x1019),
2648345f 65 INTEL_E1000_ETHERNET_DEVICE(0x101A),
1da177e4
LT		 66 INTEL_E1000_ETHERNET_DEVICE(0x101D),
67 INTEL_E1000_ETHERNET_DEVICE(0x101E),
68 INTEL_E1000_ETHERNET_DEVICE(0x1026),
69 INTEL_E1000_ETHERNET_DEVICE(0x1027),
70 INTEL_E1000_ETHERNET_DEVICE(0x1028),
71 INTEL_E1000_ETHERNET_DEVICE(0x1075),
72 INTEL_E1000_ETHERNET_DEVICE(0x1076),
73 INTEL_E1000_ETHERNET_DEVICE(0x1077),
74 INTEL_E1000_ETHERNET_DEVICE(0x1078),
75 INTEL_E1000_ETHERNET_DEVICE(0x1079),
76 INTEL_E1000_ETHERNET_DEVICE(0x107A),
77 INTEL_E1000_ETHERNET_DEVICE(0x107B),
78 INTEL_E1000_ETHERNET_DEVICE(0x107C),
79 INTEL_E1000_ETHERNET_DEVICE(0x108A),
b7ee49db 80 INTEL_E1000_ETHERNET_DEVICE(0x1099),
b7ee49db 81 INTEL_E1000_ETHERNET_DEVICE(0x10B5),
1da177e4
LT		 82 /* required last entry */
83 {0,}
84};
85
86MODULE_DEVICE_TABLE(pci, e1000_pci_tbl);
87
35574764
NN		 88int e1000_up(struct e1000_adapter *adapter);
89void e1000_down(struct e1000_adapter *adapter);
90void e1000_reinit_locked(struct e1000_adapter *adapter);
91void e1000_reset(struct e1000_adapter *adapter);
406874a7 92int e1000_set_spd_dplx(struct e1000_adapter *adapter, u16 spddplx);
35574764
NN		 93int e1000_setup_all_tx_resources(struct e1000_adapter *adapter);
94int e1000_setup_all_rx_resources(struct e1000_adapter *adapter);
95void e1000_free_all_tx_resources(struct e1000_adapter *adapter);
96void e1000_free_all_rx_resources(struct e1000_adapter *adapter);
3ad2cc67 97static int e1000_setup_tx_resources(struct e1000_adapter *adapter,
35574764 98 struct e1000_tx_ring *txdr);
3ad2cc67 99static int e1000_setup_rx_resources(struct e1000_adapter *adapter,
35574764 100 struct e1000_rx_ring *rxdr);
3ad2cc67 101static void e1000_free_tx_resources(struct e1000_adapter *adapter,
35574764 102 struct e1000_tx_ring *tx_ring);
3ad2cc67 103static void e1000_free_rx_resources(struct e1000_adapter *adapter,
35574764
NN		 104 struct e1000_rx_ring *rx_ring);
105void e1000_update_stats(struct e1000_adapter *adapter);
1da177e4
LT		 106
107static int e1000_init_module(void);
108static void e1000_exit_module(void);
109static int e1000_probe(struct pci_dev *pdev, const struct pci_device_id *ent);
110static void __devexit e1000_remove(struct pci_dev *pdev);
581d708e 111static int e1000_alloc_queues(struct e1000_adapter *adapter);
1da177e4
LT		 112static int e1000_sw_init(struct e1000_adapter *adapter);
113static int e1000_open(struct net_device *netdev);
114static int e1000_close(struct net_device *netdev);
115static void e1000_configure_tx(struct e1000_adapter *adapter);
116static void e1000_configure_rx(struct e1000_adapter *adapter);
117static void e1000_setup_rctl(struct e1000_adapter *adapter);
581d708e
MC		 118static void e1000_clean_all_tx_rings(struct e1000_adapter *adapter);
119static void e1000_clean_all_rx_rings(struct e1000_adapter *adapter);
120static void e1000_clean_tx_ring(struct e1000_adapter *adapter,
121 struct e1000_tx_ring *tx_ring);
122static void e1000_clean_rx_ring(struct e1000_adapter *adapter,
123 struct e1000_rx_ring *rx_ring);
db0ce50d 124static void e1000_set_rx_mode(struct net_device *netdev);
1da177e4
LT		 125static void e1000_update_phy_info(unsigned long data);
126static void e1000_watchdog(unsigned long data);
1da177e4
LT		 127static void e1000_82547_tx_fifo_stall(unsigned long data);
128static int e1000_xmit_frame(struct sk_buff *skb, struct net_device *netdev);
129static struct net_device_stats * e1000_get_stats(struct net_device *netdev);
130static int e1000_change_mtu(struct net_device *netdev, int new_mtu);
131static int e1000_set_mac(struct net_device *netdev, void *p);
7d12e780 132static irqreturn_t e1000_intr(int irq, void *data);
9ac98284 133static irqreturn_t e1000_intr_msi(int irq, void *data);
c3033b01
JP		 134static bool e1000_clean_tx_irq(struct e1000_adapter *adapter,
135 struct e1000_tx_ring *tx_ring);
bea3348e 136static int e1000_clean(struct napi_struct *napi, int budget);
c3033b01
JP		 137static bool e1000_clean_rx_irq(struct e1000_adapter *adapter,
138 struct e1000_rx_ring *rx_ring,
139 int *work_done, int work_to_do);
581d708e 140static void e1000_alloc_rx_buffers(struct e1000_adapter *adapter,
72d64a43
JK		 141 struct e1000_rx_ring *rx_ring,
142 int cleaned_count);
1da177e4
LT		 143static int e1000_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd);
144static int e1000_mii_ioctl(struct net_device *netdev, struct ifreq *ifr,
145 int cmd);
1da177e4
LT		 146static void e1000_enter_82542_rst(struct e1000_adapter *adapter);
147static void e1000_leave_82542_rst(struct e1000_adapter *adapter);
148static void e1000_tx_timeout(struct net_device *dev);
65f27f38 149static void e1000_reset_task(struct work_struct *work);
1da177e4 150static void e1000_smartspeed(struct e1000_adapter *adapter);
e619d523
AK		 151static int e1000_82547_fifo_workaround(struct e1000_adapter *adapter,
152 struct sk_buff *skb);
1da177e4
LT		 153
154static void e1000_vlan_rx_register(struct net_device *netdev, struct vlan_group *grp);
406874a7
JP		 155static void e1000_vlan_rx_add_vid(struct net_device *netdev, u16 vid);
156static void e1000_vlan_rx_kill_vid(struct net_device *netdev, u16 vid);
1da177e4
LT		 157static void e1000_restore_vlan(struct e1000_adapter *adapter);
158
977e74b5 159static int e1000_suspend(struct pci_dev *pdev, pm_message_t state);
6fdfef16 160#ifdef CONFIG_PM
1da177e4
LT		 161static int e1000_resume(struct pci_dev *pdev);
162#endif
c653e635 163static void e1000_shutdown(struct pci_dev *pdev);
1da177e4
LT		 164
165#ifdef CONFIG_NET_POLL_CONTROLLER
166/* for netdump / net console */
167static void e1000_netpoll (struct net_device *netdev);
168#endif
169
1f753861
JB		 170#define COPYBREAK_DEFAULT 256
171static unsigned int copybreak __read_mostly = COPYBREAK_DEFAULT;
172module_param(copybreak, uint, 0644);
173MODULE_PARM_DESC(copybreak,
174 "Maximum size of packet that is copied to a new buffer on receive");
175
9026729b
AK		 176static pci_ers_result_t e1000_io_error_detected(struct pci_dev *pdev,
177 pci_channel_state_t state);
178static pci_ers_result_t e1000_io_slot_reset(struct pci_dev *pdev);
179static void e1000_io_resume(struct pci_dev *pdev);
180
181static struct pci_error_handlers e1000_err_handler = {
182 .error_detected = e1000_io_error_detected,
183 .slot_reset = e1000_io_slot_reset,
184 .resume = e1000_io_resume,
185};
24025e4e 186
1da177e4
LT		 187static struct pci_driver e1000_driver = {
188 .name = e1000_driver_name,
189 .id_table = e1000_pci_tbl,
190 .probe = e1000_probe,
191 .remove = __devexit_p(e1000_remove),
c4e24f01 192#ifdef CONFIG_PM
1da177e4 193 /* Power Managment Hooks */
1da177e4 194 .suspend = e1000_suspend,
c653e635 195 .resume = e1000_resume,
1da177e4 196#endif
9026729b
AK		 197 .shutdown = e1000_shutdown,
198 .err_handler = &e1000_err_handler
1da177e4
LT		 199};
200
201MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
202MODULE_DESCRIPTION("Intel(R) PRO/1000 Network Driver");
203MODULE_LICENSE("GPL");
204MODULE_VERSION(DRV_VERSION);
205
206static int debug = NETIF_MSG_DRV | NETIF_MSG_PROBE;
207module_param(debug, int, 0);
208MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
209
210/**
211 * e1000_init_module - Driver Registration Routine
212 *
213 * e1000_init_module is the first routine called when the driver is
214 * loaded. All it does is register with the PCI subsystem.
215 **/
216
64798845 217static int __init e1000_init_module(void)
1da177e4
LT		 218{
219 int ret;
220 printk(KERN_INFO "%s - version %s\n",
221 e1000_driver_string, e1000_driver_version);
222
223 printk(KERN_INFO "%s\n", e1000_copyright);
224
29917620 225 ret = pci_register_driver(&e1000_driver);
1f753861
JB		 226 if (copybreak != COPYBREAK_DEFAULT) {
227 if (copybreak == 0)
228 printk(KERN_INFO "e1000: copybreak disabled\n");
229 else
230 printk(KERN_INFO "e1000: copybreak enabled for "
231 "packets <= %u bytes\n", copybreak);
232 }
1da177e4
LT		 233 return ret;
234}
235
236module_init(e1000_init_module);
237
238/**
239 * e1000_exit_module - Driver Exit Cleanup Routine
240 *
241 * e1000_exit_module is called just before the driver is removed
242 * from memory.
243 **/
244
64798845 245static void __exit e1000_exit_module(void)
1da177e4 246{
1da177e4
LT		 247 pci_unregister_driver(&e1000_driver);
248}
249
250module_exit(e1000_exit_module);
251
2db10a08
AK		 252static int e1000_request_irq(struct e1000_adapter *adapter)
253{
1dc32918 254 struct e1000_hw *hw = &adapter->hw;
2db10a08 255 struct net_device *netdev = adapter->netdev;
3e18826c 256 irq_handler_t handler = e1000_intr;
e94bd23f
AK		 257 int irq_flags = IRQF_SHARED;
258 int err;
2db10a08 259
1dc32918 260 if (hw->mac_type >= e1000_82571) {
e94bd23f
AK		 261 adapter->have_msi = !pci_enable_msi(adapter->pdev);
262 if (adapter->have_msi) {
3e18826c 263 handler = e1000_intr_msi;
e94bd23f 264 irq_flags = 0;
2db10a08
AK		 265 }
266 }
e94bd23f
AK		 267
268 err = request_irq(adapter->pdev->irq, handler, irq_flags, netdev->name,
269 netdev);
270 if (err) {
271 if (adapter->have_msi)
272 pci_disable_msi(adapter->pdev);
2db10a08
AK		 273 DPRINTK(PROBE, ERR,
274 "Unable to allocate interrupt Error: %d\n", err);
e94bd23f 275 }
2db10a08
AK		 276
277 return err;
278}
279
280static void e1000_free_irq(struct e1000_adapter *adapter)
281{
282 struct net_device *netdev = adapter->netdev;
283
284 free_irq(adapter->pdev->irq, netdev);
285
2db10a08
AK		 286 if (adapter->have_msi)
287 pci_disable_msi(adapter->pdev);
2db10a08
AK		 288}
289
1da177e4
LT		 290/**
291 * e1000_irq_disable - Mask off interrupt generation on the NIC
292 * @adapter: board private structure
293 **/
294
64798845 295static void e1000_irq_disable(struct e1000_adapter *adapter)
1da177e4 296{
1dc32918
JP		 297 struct e1000_hw *hw = &adapter->hw;
298
299 ew32(IMC, ~0);
300 E1000_WRITE_FLUSH();
1da177e4
LT		 301 synchronize_irq(adapter->pdev->irq);
302}
303
304/**
305 * e1000_irq_enable - Enable default interrupt generation settings
306 * @adapter: board private structure
307 **/
308
64798845 309static void e1000_irq_enable(struct e1000_adapter *adapter)
1da177e4 310{
1dc32918
JP		 311 struct e1000_hw *hw = &adapter->hw;
312
313 ew32(IMS, IMS_ENABLE_MASK);
314 E1000_WRITE_FLUSH();
1da177e4 315}
3ad2cc67 316
64798845 317static void e1000_update_mng_vlan(struct e1000_adapter *adapter)
2d7edb92 318{
1dc32918 319 struct e1000_hw *hw = &adapter->hw;
2d7edb92 320 struct net_device *netdev = adapter->netdev;
1dc32918 321 u16 vid = hw->mng_cookie.vlan_id;
406874a7 322 u16 old_vid = adapter->mng_vlan_id;
96838a40 323 if (adapter->vlgrp) {
5c15bdec 324 if (!vlan_group_get_device(adapter->vlgrp, vid)) {
1dc32918 325 if (hw->mng_cookie.status &
2d7edb92
MC		 326 E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT) {
327 e1000_vlan_rx_add_vid(netdev, vid);
328 adapter->mng_vlan_id = vid;
329 } else
330 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
96838a40 331
406874a7 332 if ((old_vid != (u16)E1000_MNG_VLAN_NONE) &&
96838a40 333 (vid != old_vid) &&
5c15bdec 334 !vlan_group_get_device(adapter->vlgrp, old_vid))
2d7edb92 335 e1000_vlan_rx_kill_vid(netdev, old_vid);
c5f226fe
JK		 336 } else
337 adapter->mng_vlan_id = vid;
2d7edb92
MC		 338 }
339}
b55ccb35
JK		 340
341/**
342 * e1000_release_hw_control - release control of the h/w to f/w
343 * @adapter: address of board private structure
344 *
345 * e1000_release_hw_control resets {CTRL_EXT|FWSM}:DRV_LOAD bit.
346 * For ASF and Pass Through versions of f/w this means that the
347 * driver is no longer loaded. For AMT version (only with 82573) i
90fb5135 348 * of the f/w this means that the network i/f is closed.
76c224bc 349 *
b55ccb35
JK		 350 **/
351
64798845 352static void e1000_release_hw_control(struct e1000_adapter *adapter)
b55ccb35 353{
406874a7
JP		 354 u32 ctrl_ext;
355 u32 swsm;
1dc32918 356 struct e1000_hw *hw = &adapter->hw;
b55ccb35
JK		 357
358 /* Let firmware taken over control of h/w */
1dc32918 359 switch (hw->mac_type) {
b55ccb35 360 case e1000_82573:
1dc32918
JP		 361 swsm = er32(SWSM);
362 ew32(SWSM, swsm & ~E1000_SWSM_DRV_LOAD);
31d76442
BA		 363 break;
364 case e1000_82571:
365 case e1000_82572:
366 case e1000_80003es2lan:
cd94dd0b 367 case e1000_ich8lan:
1dc32918
JP		 368 ctrl_ext = er32(CTRL_EXT);
369 ew32(CTRL_EXT, ctrl_ext & ~E1000_CTRL_EXT_DRV_LOAD);
cd94dd0b 370 break;
b55ccb35
JK		 371 default:
372 break;
373 }
374}
375
376/**
377 * e1000_get_hw_control - get control of the h/w from f/w
378 * @adapter: address of board private structure
379 *
380 * e1000_get_hw_control sets {CTRL_EXT|FWSM}:DRV_LOAD bit.
76c224bc
AK		 381 * For ASF and Pass Through versions of f/w this means that
382 * the driver is loaded. For AMT version (only with 82573)
90fb5135 383 * of the f/w this means that the network i/f is open.
76c224bc 384 *
b55ccb35
JK		 385 **/
386
64798845 387static void e1000_get_hw_control(struct e1000_adapter *adapter)
b55ccb35 388{
406874a7
JP		 389 u32 ctrl_ext;
390 u32 swsm;
1dc32918 391 struct e1000_hw *hw = &adapter->hw;
90fb5135 392
b55ccb35 393 /* Let firmware know the driver has taken over */
1dc32918 394 switch (hw->mac_type) {
b55ccb35 395 case e1000_82573:
1dc32918
JP		 396 swsm = er32(SWSM);
397 ew32(SWSM, swsm | E1000_SWSM_DRV_LOAD);
b55ccb35 398 break;
31d76442
BA		 399 case e1000_82571:
400 case e1000_82572:
401 case e1000_80003es2lan:
cd94dd0b 402 case e1000_ich8lan:
1dc32918
JP		 403 ctrl_ext = er32(CTRL_EXT);
404 ew32(CTRL_EXT, ctrl_ext | E1000_CTRL_EXT_DRV_LOAD);
cd94dd0b 405 break;
b55ccb35
JK		 406 default:
407 break;
408 }
409}
410
64798845 411static void e1000_init_manageability(struct e1000_adapter *adapter)
0fccd0e9 412{
1dc32918
JP		 413 struct e1000_hw *hw = &adapter->hw;
414
0fccd0e9 415 if (adapter->en_mng_pt) {
1dc32918 416 u32 manc = er32(MANC);
0fccd0e9
JG		 417
418 /* disable hardware interception of ARP */
419 manc &= ~(E1000_MANC_ARP_EN);
420
421 /* enable receiving management packets to the host */
422 /* this will probably generate destination unreachable messages
423 * from the host OS, but the packets will be handled on SMBUS */
1dc32918
JP		 424 if (hw->has_manc2h) {
425 u32 manc2h = er32(MANC2H);
0fccd0e9
JG		 426
427 manc |= E1000_MANC_EN_MNG2HOST;
428#define E1000_MNG2HOST_PORT_623 (1 << 5)
429#define E1000_MNG2HOST_PORT_664 (1 << 6)
430 manc2h |= E1000_MNG2HOST_PORT_623;
431 manc2h |= E1000_MNG2HOST_PORT_664;
1dc32918 432 ew32(MANC2H, manc2h);
0fccd0e9
JG		 433 }
434
1dc32918 435 ew32(MANC, manc);
0fccd0e9
JG		 436 }
437}
438
64798845 439static void e1000_release_manageability(struct e1000_adapter *adapter)
0fccd0e9 440{
1dc32918
JP		 441 struct e1000_hw *hw = &adapter->hw;
442
0fccd0e9 443 if (adapter->en_mng_pt) {
1dc32918 444 u32 manc = er32(MANC);
0fccd0e9
JG		 445
446 /* re-enable hardware interception of ARP */
447 manc |= E1000_MANC_ARP_EN;
448
1dc32918 449 if (hw->has_manc2h)
0fccd0e9
JG		 450 manc &= ~E1000_MANC_EN_MNG2HOST;
451
452 /* don't explicitly have to mess with MANC2H since
453 * MANC has an enable disable that gates MANC2H */
454
1dc32918 455 ew32(MANC, manc);
0fccd0e9
JG		 456 }
457}
458
e0aac5a2
AK		 459/**
460 * e1000_configure - configure the hardware for RX and TX
461 * @adapter = private board structure
462 **/
463static void e1000_configure(struct e1000_adapter *adapter)
1da177e4
LT		 464{
465 struct net_device *netdev = adapter->netdev;
2db10a08 466 int i;
1da177e4 467
db0ce50d 468 e1000_set_rx_mode(netdev);
1da177e4
LT		 469
470 e1000_restore_vlan(adapter);
0fccd0e9 471 e1000_init_manageability(adapter);
1da177e4
LT		 472
473 e1000_configure_tx(adapter);
474 e1000_setup_rctl(adapter);
475 e1000_configure_rx(adapter);
72d64a43
JK		 476 /* call E1000_DESC_UNUSED which always leaves
477 * at least 1 descriptor unused to make sure
478 * next_to_use != next_to_clean */
f56799ea 479 for (i = 0; i < adapter->num_rx_queues; i++) {
72d64a43 480 struct e1000_rx_ring *ring = &adapter->rx_ring[i];
a292ca6e
JK		 481 adapter->alloc_rx_buf(adapter, ring,
482 E1000_DESC_UNUSED(ring));
f56799ea 483 }
1da177e4 484
7bfa4816 485 adapter->tx_queue_len = netdev->tx_queue_len;
e0aac5a2
AK		 486}
487
488int e1000_up(struct e1000_adapter *adapter)
489{
1dc32918
JP		 490 struct e1000_hw *hw = &adapter->hw;
491
e0aac5a2
AK		 492 /* hardware has been reset, we need to reload some things */
493 e1000_configure(adapter);
494
495 clear_bit(__E1000_DOWN, &adapter->flags);
7bfa4816 496
bea3348e 497 napi_enable(&adapter->napi);
c3570acb 498
5de55624
MC		 499 e1000_irq_enable(adapter);
500
79f3d399 501 /* fire a link change interrupt to start the watchdog */
1dc32918 502 ew32(ICS, E1000_ICS_LSC);
1da177e4
LT		 503 return 0;
504}
505
79f05bf0
AK		 506/**
507 * e1000_power_up_phy - restore link in case the phy was powered down
508 * @adapter: address of board private structure
509 *
510 * The phy may be powered down to save power and turn off link when the
511 * driver is unloaded and wake on lan is not enabled (among others)
512 * *** this routine MUST be followed by a call to e1000_reset ***
513 *
514 **/
515
d658266e 516void e1000_power_up_phy(struct e1000_adapter *adapter)
79f05bf0 517{
1dc32918 518 struct e1000_hw *hw = &adapter->hw;
406874a7 519 u16 mii_reg = 0;
79f05bf0
AK		 520
521 /* Just clear the power down bit to wake the phy back up */
1dc32918 522 if (hw->media_type == e1000_media_type_copper) {
79f05bf0
AK		 523 /* according to the manual, the phy will retain its
524 * settings across a power-down/up cycle */
1dc32918 525 e1000_read_phy_reg(hw, PHY_CTRL, &mii_reg);
79f05bf0 526 mii_reg &= ~MII_CR_POWER_DOWN;
1dc32918 527 e1000_write_phy_reg(hw, PHY_CTRL, mii_reg);
79f05bf0
AK		 528 }
529}
530
531static void e1000_power_down_phy(struct e1000_adapter *adapter)
532{
1dc32918
JP		 533 struct e1000_hw *hw = &adapter->hw;
534
61c2505f 535 /* Power down the PHY so no link is implied when interface is down *
c3033b01 536 * The PHY cannot be powered down if any of the following is true *
79f05bf0
AK		 537 * (a) WoL is enabled
538 * (b) AMT is active
539 * (c) SoL/IDER session is active */
1dc32918
JP		 540 if (!adapter->wol && hw->mac_type >= e1000_82540 &&
541 hw->media_type == e1000_media_type_copper) {
406874a7 542 u16 mii_reg = 0;
61c2505f 543
1dc32918 544 switch (hw->mac_type) {
61c2505f
BA		 545 case e1000_82540:
546 case e1000_82545:
547 case e1000_82545_rev_3:
548 case e1000_82546:
549 case e1000_82546_rev_3:
550 case e1000_82541:
551 case e1000_82541_rev_2:
552 case e1000_82547:
553 case e1000_82547_rev_2:
1dc32918 554 if (er32(MANC) & E1000_MANC_SMBUS_EN)
61c2505f
BA		 555 goto out;
556 break;
557 case e1000_82571:
558 case e1000_82572:
559 case e1000_82573:
560 case e1000_80003es2lan:
561 case e1000_ich8lan:
1dc32918
JP		 562 if (e1000_check_mng_mode(hw) ||
563 e1000_check_phy_reset_block(hw))
61c2505f
BA		 564 goto out;
565 break;
566 default:
567 goto out;
568 }
1dc32918 569 e1000_read_phy_reg(hw, PHY_CTRL, &mii_reg);
79f05bf0 570 mii_reg |= MII_CR_POWER_DOWN;
1dc32918 571 e1000_write_phy_reg(hw, PHY_CTRL, mii_reg);
79f05bf0
AK		 572 mdelay(1);
573 }
61c2505f
BA		 574out:
575 return;
79f05bf0
AK		 576}
577
64798845 578void e1000_down(struct e1000_adapter *adapter)
1da177e4 579{
a6c42322 580 struct e1000_hw *hw = &adapter->hw;
1da177e4 581 struct net_device *netdev = adapter->netdev;
a6c42322 582 u32 rctl, tctl;
1da177e4 583
1314bbf3
AK		 584 /* signal that we're down so the interrupt handler does not
585 * reschedule our watchdog timer */
586 set_bit(__E1000_DOWN, &adapter->flags);
587
a6c42322
JB		 588 /* disable receives in the hardware */
589 rctl = er32(RCTL);
590 ew32(RCTL, rctl & ~E1000_RCTL_EN);
591 /* flush and sleep below */
592
593 /* can be netif_tx_disable when NETIF_F_LLTX is removed */
594 netif_stop_queue(netdev);
595
596 /* disable transmits in the hardware */
597 tctl = er32(TCTL);
598 tctl &= ~E1000_TCTL_EN;
599 ew32(TCTL, tctl);
600 /* flush both disables and wait for them to finish */
601 E1000_WRITE_FLUSH();
602 msleep(10);
603
bea3348e 604 napi_disable(&adapter->napi);
c3570acb 605
1da177e4 606 e1000_irq_disable(adapter);
c1605eb3 607
1da177e4
LT		 608 del_timer_sync(&adapter->tx_fifo_stall_timer);
609 del_timer_sync(&adapter->watchdog_timer);
610 del_timer_sync(&adapter->phy_info_timer);
611
7bfa4816 612 netdev->tx_queue_len = adapter->tx_queue_len;
1da177e4
LT		 613 adapter->link_speed = 0;
614 adapter->link_duplex = 0;
615 netif_carrier_off(netdev);
1da177e4
LT		 616
617 e1000_reset(adapter);
581d708e
MC		 618 e1000_clean_all_tx_rings(adapter);
619 e1000_clean_all_rx_rings(adapter);
1da177e4 620}
1da177e4 621
64798845 622void e1000_reinit_locked(struct e1000_adapter *adapter)
2db10a08
AK		 623{
624 WARN_ON(in_interrupt());
625 while (test_and_set_bit(__E1000_RESETTING, &adapter->flags))
626 msleep(1);
627 e1000_down(adapter);
628 e1000_up(adapter);
629 clear_bit(__E1000_RESETTING, &adapter->flags);
1da177e4
LT		 630}
631
64798845 632void e1000_reset(struct e1000_adapter *adapter)
1da177e4 633{
1dc32918 634 struct e1000_hw *hw = &adapter->hw;
406874a7
JP		 635 u32 pba = 0, tx_space, min_tx_space, min_rx_space;
636 u16 fc_high_water_mark = E1000_FC_HIGH_DIFF;
c3033b01 637 bool legacy_pba_adjust = false;
1da177e4
LT		 638
639 /* Repartition Pba for greater than 9k mtu
640 * To take effect CTRL.RST is required.
641 */
642
1dc32918 643 switch (hw->mac_type) {
018ea44e
BA		 644 case e1000_82542_rev2_0:
645 case e1000_82542_rev2_1:
646 case e1000_82543:
647 case e1000_82544:
648 case e1000_82540:
649 case e1000_82541:
650 case e1000_82541_rev_2:
c3033b01 651 legacy_pba_adjust = true;
018ea44e
BA		 652 pba = E1000_PBA_48K;
653 break;
654 case e1000_82545:
655 case e1000_82545_rev_3:
656 case e1000_82546:
657 case e1000_82546_rev_3:
658 pba = E1000_PBA_48K;
659 break;
2d7edb92 660 case e1000_82547:
0e6ef3e0 661 case e1000_82547_rev_2:
c3033b01 662 legacy_pba_adjust = true;
2d7edb92
MC		 663 pba = E1000_PBA_30K;
664 break;
868d5309
MC		 665 case e1000_82571:
666 case e1000_82572:
6418ecc6 667 case e1000_80003es2lan:
868d5309
MC		 668 pba = E1000_PBA_38K;
669 break;
2d7edb92 670 case e1000_82573:
018ea44e 671 pba = E1000_PBA_20K;
2d7edb92 672 break;
cd94dd0b
AK		 673 case e1000_ich8lan:
674 pba = E1000_PBA_8K;
018ea44e
BA		 675 case e1000_undefined:
676 case e1000_num_macs:
2d7edb92
MC		 677 break;
678 }
679
c3033b01 680 if (legacy_pba_adjust) {
018ea44e
BA		 681 if (adapter->netdev->mtu > E1000_RXBUFFER_8192)
682 pba -= 8; /* allocate more FIFO for Tx */
2d7edb92 683
1dc32918 684 if (hw->mac_type == e1000_82547) {
018ea44e
BA		 685 adapter->tx_fifo_head = 0;
686 adapter->tx_head_addr = pba << E1000_TX_HEAD_ADDR_SHIFT;
687 adapter->tx_fifo_size =
688 (E1000_PBA_40K - pba) << E1000_PBA_BYTES_SHIFT;
689 atomic_set(&adapter->tx_fifo_stall, 0);
690 }
1dc32918 691 } else if (hw->max_frame_size > MAXIMUM_ETHERNET_FRAME_SIZE) {
018ea44e 692 /* adjust PBA for jumbo frames */
1dc32918 693 ew32(PBA, pba);
018ea44e
BA		 694
695 /* To maintain wire speed transmits, the Tx FIFO should be
696 * large enough to accomodate two full transmit packets,
697 * rounded up to the next 1KB and expressed in KB. Likewise,
698 * the Rx FIFO should be large enough to accomodate at least
699 * one full receive packet and is similarly rounded up and
700 * expressed in KB. */
1dc32918 701 pba = er32(PBA);
018ea44e
BA		 702 /* upper 16 bits has Tx packet buffer allocation size in KB */
703 tx_space = pba >> 16;
704 /* lower 16 bits has Rx packet buffer allocation size in KB */
705 pba &= 0xffff;
706 /* don't include ethernet FCS because hardware appends/strips */
707 min_rx_space = adapter->netdev->mtu + ENET_HEADER_SIZE +
708 VLAN_TAG_SIZE;
709 min_tx_space = min_rx_space;
710 min_tx_space *= 2;
9099cfb9 711 min_tx_space = ALIGN(min_tx_space, 1024);
018ea44e 712 min_tx_space >>= 10;
9099cfb9 713 min_rx_space = ALIGN(min_rx_space, 1024);
018ea44e
BA		 714 min_rx_space >>= 10;
715
716 /* If current Tx allocation is less than the min Tx FIFO size,
717 * and the min Tx FIFO size is less than the current Rx FIFO
718 * allocation, take space away from current Rx allocation */
719 if (tx_space < min_tx_space &&
720 ((min_tx_space - tx_space) < pba)) {
721 pba = pba - (min_tx_space - tx_space);
722
723 /* PCI/PCIx hardware has PBA alignment constraints */
1dc32918 724 switch (hw->mac_type) {
018ea44e
BA		 725 case e1000_82545 ... e1000_82546_rev_3:
726 pba &= ~(E1000_PBA_8K - 1);
727 break;
728 default:
729 break;
730 }
731
732 /* if short on rx space, rx wins and must trump tx
733 * adjustment or use Early Receive if available */
734 if (pba < min_rx_space) {
1dc32918 735 switch (hw->mac_type) {
018ea44e
BA		 736 case e1000_82573:
737 /* ERT enabled in e1000_configure_rx */
738 break;
739 default:
740 pba = min_rx_space;
741 break;
742 }
743 }
744 }
1da177e4 745 }
2d7edb92 746
1dc32918 747 ew32(PBA, pba);
1da177e4
LT		 748
749 /* flow control settings */
f11b7f85
JK		 750 /* Set the FC high water mark to 90% of the FIFO size.
751 * Required to clear last 3 LSB */
752 fc_high_water_mark = ((pba * 9216)/10) & 0xFFF8;
cd94dd0b
AK		 753 /* We can't use 90% on small FIFOs because the remainder
754 * would be less than 1 full frame. In this case, we size
755 * it to allow at least a full frame above the high water
756 * mark. */
757 if (pba < E1000_PBA_16K)
758 fc_high_water_mark = (pba * 1024) - 1600;
f11b7f85 759
1dc32918
JP		 760 hw->fc_high_water = fc_high_water_mark;
761 hw->fc_low_water = fc_high_water_mark - 8;
762 if (hw->mac_type == e1000_80003es2lan)
763 hw->fc_pause_time = 0xFFFF;
87041639 764 else
1dc32918
JP		 765 hw->fc_pause_time = E1000_FC_PAUSE_TIME;
766 hw->fc_send_xon = 1;
767 hw->fc = hw->original_fc;
1da177e4 768
2d7edb92 769 /* Allow time for pending master requests to run */
1dc32918
JP		 770 e1000_reset_hw(hw);
771 if (hw->mac_type >= e1000_82544)
772 ew32(WUC, 0);
09ae3e88 773
1dc32918 774 if (e1000_init_hw(hw))
1da177e4 775 DPRINTK(PROBE, ERR, "Hardware Error\n");
2d7edb92 776 e1000_update_mng_vlan(adapter);
3d5460a0
JB		 777
778 /* if (adapter->hwflags & HWFLAGS_PHY_PWR_BIT) { */
1dc32918
JP		 779 if (hw->mac_type >= e1000_82544 &&
780 hw->mac_type <= e1000_82547_rev_2 &&
781 hw->autoneg == 1 &&
782 hw->autoneg_advertised == ADVERTISE_1000_FULL) {
783 u32 ctrl = er32(CTRL);
3d5460a0
JB		 784 /* clear phy power management bit if we are in gig only mode,
785 * which if enabled will attempt negotiation to 100Mb, which
786 * can cause a loss of link at power off or driver unload */
787 ctrl &= ~E1000_CTRL_SWDPIN3;
1dc32918 788 ew32(CTRL, ctrl);
3d5460a0
JB		 789 }
790
1da177e4 791 /* Enable h/w to recognize an 802.1Q VLAN Ethernet packet */
1dc32918 792 ew32(VET, ETHERNET_IEEE_VLAN_TYPE);
1da177e4 793
1dc32918
JP		 794 e1000_reset_adaptive(hw);
795 e1000_phy_get_info(hw, &adapter->phy_info);
9a53a202
AK		 796
797 if (!adapter->smart_power_down &&
1dc32918
JP		 798 (hw->mac_type == e1000_82571 ||
799 hw->mac_type == e1000_82572)) {
406874a7 800 u16 phy_data = 0;
9a53a202
AK		 801 /* speed up time to link by disabling smart power down, ignore
802 * the return value of this function because there is nothing
803 * different we would do if it failed */
1dc32918 804 e1000_read_phy_reg(hw, IGP02E1000_PHY_POWER_MGMT,
9a53a202
AK		 805 &phy_data);
806 phy_data &= ~IGP02E1000_PM_SPD;
1dc32918 807 e1000_write_phy_reg(hw, IGP02E1000_PHY_POWER_MGMT,
9a53a202
AK		 808 phy_data);
809 }
810
0fccd0e9 811 e1000_release_manageability(adapter);
1da177e4
LT		 812}
813
67b3c27c
AK		 814/**
815 * Dump the eeprom for users having checksum issues
816 **/
b4ea895d 817static void e1000_dump_eeprom(struct e1000_adapter *adapter)
67b3c27c
AK		 818{
819 struct net_device *netdev = adapter->netdev;
820 struct ethtool_eeprom eeprom;
821 const struct ethtool_ops *ops = netdev->ethtool_ops;
822 u8 *data;
823 int i;
824 u16 csum_old, csum_new = 0;
825
826 eeprom.len = ops->get_eeprom_len(netdev);
827 eeprom.offset = 0;
828
829 data = kmalloc(eeprom.len, GFP_KERNEL);
830 if (!data) {
831 printk(KERN_ERR "Unable to allocate memory to dump EEPROM"
832 " data\n");
833 return;
834 }
835
836 ops->get_eeprom(netdev, &eeprom, data);
837
838 csum_old = (data[EEPROM_CHECKSUM_REG * 2]) +
839 (data[EEPROM_CHECKSUM_REG * 2 + 1] << 8);
840 for (i = 0; i < EEPROM_CHECKSUM_REG * 2; i += 2)
841 csum_new += data[i] + (data[i + 1] << 8);
842 csum_new = EEPROM_SUM - csum_new;
843
844 printk(KERN_ERR "/*********************/\n");
845 printk(KERN_ERR "Current EEPROM Checksum : 0x%04x\n", csum_old);
846 printk(KERN_ERR "Calculated : 0x%04x\n", csum_new);
847
848 printk(KERN_ERR "Offset Values\n");
849 printk(KERN_ERR "======== ======\n");
850 print_hex_dump(KERN_ERR, "", DUMP_PREFIX_OFFSET, 16, 1, data, 128, 0);
851
852 printk(KERN_ERR "Include this output when contacting your support "
853 "provider.\n");
854 printk(KERN_ERR "This is not a software error! Something bad "
855 "happened to your hardware or\n");
856 printk(KERN_ERR "EEPROM image. Ignoring this "
857 "problem could result in further problems,\n");
858 printk(KERN_ERR "possibly loss of data, corruption or system hangs!\n");
859 printk(KERN_ERR "The MAC Address will be reset to 00:00:00:00:00:00, "
860 "which is invalid\n");
861 printk(KERN_ERR "and requires you to set the proper MAC "
862 "address manually before continuing\n");
863 printk(KERN_ERR "to enable this network device.\n");
864 printk(KERN_ERR "Please inspect the EEPROM dump and report the issue "
865 "to your hardware vendor\n");
63cd31f6 866 printk(KERN_ERR "or Intel Customer Support.\n");
67b3c27c
AK		 867 printk(KERN_ERR "/*********************/\n");
868
869 kfree(data);
870}
871
81250297
TI		 872/**
873 * e1000_is_need_ioport - determine if an adapter needs ioport resources or not
874 * @pdev: PCI device information struct
875 *
876 * Return true if an adapter needs ioport resources
877 **/
878static int e1000_is_need_ioport(struct pci_dev *pdev)
879{
880 switch (pdev->device) {
881 case E1000_DEV_ID_82540EM:
882 case E1000_DEV_ID_82540EM_LOM:
883 case E1000_DEV_ID_82540EP:
884 case E1000_DEV_ID_82540EP_LOM:
885 case E1000_DEV_ID_82540EP_LP:
886 case E1000_DEV_ID_82541EI:
887 case E1000_DEV_ID_82541EI_MOBILE:
888 case E1000_DEV_ID_82541ER:
889 case E1000_DEV_ID_82541ER_LOM:
890 case E1000_DEV_ID_82541GI:
891 case E1000_DEV_ID_82541GI_LF:
892 case E1000_DEV_ID_82541GI_MOBILE:
893 case E1000_DEV_ID_82544EI_COPPER:
894 case E1000_DEV_ID_82544EI_FIBER:
895 case E1000_DEV_ID_82544GC_COPPER:
896 case E1000_DEV_ID_82544GC_LOM:
897 case E1000_DEV_ID_82545EM_COPPER:
898 case E1000_DEV_ID_82545EM_FIBER:
899 case E1000_DEV_ID_82546EB_COPPER:
900 case E1000_DEV_ID_82546EB_FIBER:
901 case E1000_DEV_ID_82546EB_QUAD_COPPER:
902 return true;
903 default:
904 return false;
905 }
906}
907
0e7614bc
SH		 908static const struct net_device_ops e1000_netdev_ops = {
909 .ndo_open = e1000_open,
910 .ndo_stop = e1000_close,
00829823 911 .ndo_start_xmit = e1000_xmit_frame,
0e7614bc
SH		 912 .ndo_get_stats = e1000_get_stats,
913 .ndo_set_rx_mode = e1000_set_rx_mode,
914 .ndo_set_mac_address = e1000_set_mac,
915 .ndo_tx_timeout = e1000_tx_timeout,
916 .ndo_change_mtu = e1000_change_mtu,
917 .ndo_do_ioctl = e1000_ioctl,
918 .ndo_validate_addr = eth_validate_addr,
919
920 .ndo_vlan_rx_register = e1000_vlan_rx_register,
921 .ndo_vlan_rx_add_vid = e1000_vlan_rx_add_vid,
922 .ndo_vlan_rx_kill_vid = e1000_vlan_rx_kill_vid,
923#ifdef CONFIG_NET_POLL_CONTROLLER
924 .ndo_poll_controller = e1000_netpoll,
925#endif
926};
927
1da177e4
LT		 928/**
929 * e1000_probe - Device Initialization Routine
930 * @pdev: PCI device information struct
931 * @ent: entry in e1000_pci_tbl
932 *
933 * Returns 0 on success, negative on failure
934 *
935 * e1000_probe initializes an adapter identified by a pci_dev structure.
936 * The OS initialization, configuring of the adapter private structure,
937 * and a hardware reset occur.
938 **/
1dc32918
JP		 939static int __devinit e1000_probe(struct pci_dev *pdev,
940 const struct pci_device_id *ent)
1da177e4
LT		 941{
942 struct net_device *netdev;
943 struct e1000_adapter *adapter;
1dc32918 944 struct e1000_hw *hw;
2d7edb92 945
1da177e4 946 static int cards_found = 0;
120cd576 947 static int global_quad_port_a = 0; /* global ksp3 port a indication */
2d7edb92 948 int i, err, pci_using_dac;
406874a7
JP		 949 u16 eeprom_data = 0;
950 u16 eeprom_apme_mask = E1000_EEPROM_APME;
81250297 951 int bars, need_ioport;
0795af57 952
81250297
TI		 953 /* do not allocate ioport bars when not needed */
954 need_ioport = e1000_is_need_ioport(pdev);
955 if (need_ioport) {
956 bars = pci_select_bars(pdev, IORESOURCE_MEM | IORESOURCE_IO);
957 err = pci_enable_device(pdev);
958 } else {
959 bars = pci_select_bars(pdev, IORESOURCE_MEM);
4d7155b9 960 err = pci_enable_device_mem(pdev);
81250297 961 }
c7be73bc 962 if (err)
1da177e4
LT		 963 return err;
964
c7be73bc
JP		 965 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK) &&
966 !pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK)) {
1da177e4
LT		 967 pci_using_dac = 1;
968 } else {
c7be73bc
JP		 969 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
970 if (err) {
971 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
972 if (err) {
973 E1000_ERR("No usable DMA configuration, "
974 "aborting\n");
975 goto err_dma;
976 }
1da177e4
LT		 977 }
978 pci_using_dac = 0;
979 }
980
81250297 981 err = pci_request_selected_regions(pdev, bars, e1000_driver_name);
c7be73bc 982 if (err)
6dd62ab0 983 goto err_pci_reg;
1da177e4
LT		 984
985 pci_set_master(pdev);
986
6dd62ab0 987 err = -ENOMEM;
1da177e4 988 netdev = alloc_etherdev(sizeof(struct e1000_adapter));
6dd62ab0 989 if (!netdev)
1da177e4 990 goto err_alloc_etherdev;
1da177e4 991
1da177e4
LT		 992 SET_NETDEV_DEV(netdev, &pdev->dev);
993
994 pci_set_drvdata(pdev, netdev);
60490fe0 995 adapter = netdev_priv(netdev);
1da177e4
LT		 996 adapter->netdev = netdev;
997 adapter->pdev = pdev;
1da177e4 998 adapter->msg_enable = (1 << debug) - 1;
81250297
TI		 999 adapter->bars = bars;
1000 adapter->need_ioport = need_ioport;
1da177e4 1001
1dc32918
JP		 1002 hw = &adapter->hw;
1003 hw->back = adapter;
1004
6dd62ab0 1005 err = -EIO;
275f165f 1006 hw->hw_addr = pci_ioremap_bar(pdev, BAR_0);
1dc32918 1007 if (!hw->hw_addr)
1da177e4 1008 goto err_ioremap;
1da177e4 1009
81250297
TI		 1010 if (adapter->need_ioport) {
1011 for (i = BAR_1; i <= BAR_5; i++) {
1012 if (pci_resource_len(pdev, i) == 0)
1013 continue;
1014 if (pci_resource_flags(pdev, i) & IORESOURCE_IO) {
1015 hw->io_base = pci_resource_start(pdev, i);
1016 break;
1017 }
1da177e4
LT		 1018 }
1019 }
1020
0e7614bc 1021 netdev->netdev_ops = &e1000_netdev_ops;
1da177e4 1022 e1000_set_ethtool_ops(netdev);
1da177e4 1023 netdev->watchdog_timeo = 5 * HZ;
bea3348e 1024 netif_napi_add(netdev, &adapter->napi, e1000_clean, 64);
0e7614bc 1025
0eb5a34c 1026 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
1da177e4 1027
1da177e4
LT		 1028 adapter->bd_number = cards_found;
1029
1030 /* setup the private structure */
1031
c7be73bc
JP		 1032 err = e1000_sw_init(adapter);
1033 if (err)
1da177e4
LT		 1034 goto err_sw_init;
1035
6dd62ab0 1036 err = -EIO;
cd94dd0b
AK		 1037 /* Flash BAR mapping must happen after e1000_sw_init
1038 * because it depends on mac_type */
1dc32918 1039 if ((hw->mac_type == e1000_ich8lan) &&
cd94dd0b 1040 (pci_resource_flags(pdev, 1) & IORESOURCE_MEM)) {
275f165f 1041 hw->flash_address = pci_ioremap_bar(pdev, 1);
1dc32918 1042 if (!hw->flash_address)
cd94dd0b 1043 goto err_flashmap;
cd94dd0b
AK		 1044 }
1045
1dc32918 1046 if (e1000_check_phy_reset_block(hw))
2d7edb92
MC		 1047 DPRINTK(PROBE, INFO, "PHY reset is blocked due to SOL/IDER session.\n");
1048
1dc32918 1049 if (hw->mac_type >= e1000_82543) {
1da177e4
LT		 1050 netdev->features = NETIF_F_SG |
1051 NETIF_F_HW_CSUM |
1052 NETIF_F_HW_VLAN_TX |
1053 NETIF_F_HW_VLAN_RX |
1054 NETIF_F_HW_VLAN_FILTER;
1dc32918 1055 if (hw->mac_type == e1000_ich8lan)
cd94dd0b 1056 netdev->features &= ~NETIF_F_HW_VLAN_FILTER;
1da177e4
LT		 1057 }
1058
1dc32918
JP		 1059 if ((hw->mac_type >= e1000_82544) &&
1060 (hw->mac_type != e1000_82547))
1da177e4 1061 netdev->features |= NETIF_F_TSO;
2d7edb92 1062
1dc32918 1063 if (hw->mac_type > e1000_82547_rev_2)
87ca4e5b 1064 netdev->features |= NETIF_F_TSO6;
96838a40 1065 if (pci_using_dac)
1da177e4
LT		 1066 netdev->features |= NETIF_F_HIGHDMA;
1067
20501a69
PM		 1068 netdev->vlan_features |= NETIF_F_TSO;
1069 netdev->vlan_features |= NETIF_F_TSO6;
1070 netdev->vlan_features |= NETIF_F_HW_CSUM;
1071 netdev->vlan_features |= NETIF_F_SG;
1072
1dc32918 1073 adapter->en_mng_pt = e1000_enable_mng_pass_thru(hw);
2d7edb92 1074
cd94dd0b 1075 /* initialize eeprom parameters */
1dc32918 1076 if (e1000_init_eeprom_params(hw)) {
cd94dd0b 1077 E1000_ERR("EEPROM initialization failed\n");
6dd62ab0 1078 goto err_eeprom;
cd94dd0b
AK		 1079 }
1080
96838a40 1081 /* before reading the EEPROM, reset the controller to
1da177e4 1082 * put the device in a known good starting state */
96838a40 1083
1dc32918 1084 e1000_reset_hw(hw);
1da177e4
LT		 1085
1086 /* make sure the EEPROM is good */
1dc32918 1087 if (e1000_validate_eeprom_checksum(hw) < 0) {
1da177e4 1088 DPRINTK(PROBE, ERR, "The EEPROM Checksum Is Not Valid\n");
67b3c27c
AK		 1089 e1000_dump_eeprom(adapter);
1090 /*
1091 * set MAC address to all zeroes to invalidate and temporary
1092 * disable this device for the user. This blocks regular
1093 * traffic while still permitting ethtool ioctls from reaching
1094 * the hardware as well as allowing the user to run the
1095 * interface after manually setting a hw addr using
1096 * `ip set address`
1097 */
1dc32918 1098 memset(hw->mac_addr, 0, netdev->addr_len);
67b3c27c
AK		 1099 } else {
1100 /* copy the MAC address out of the EEPROM */
1dc32918 1101 if (e1000_read_mac_addr(hw))
67b3c27c 1102 DPRINTK(PROBE, ERR, "EEPROM Read Error\n");
1da177e4 1103 }
67b3c27c 1104 /* don't block initalization here due to bad MAC address */
1dc32918
JP		 1105 memcpy(netdev->dev_addr, hw->mac_addr, netdev->addr_len);
1106 memcpy(netdev->perm_addr, hw->mac_addr, netdev->addr_len);
1da177e4 1107
67b3c27c 1108 if (!is_valid_ether_addr(netdev->perm_addr))
1da177e4 1109 DPRINTK(PROBE, ERR, "Invalid MAC Address\n");
1da177e4 1110
1dc32918 1111 e1000_get_bus_info(hw);
1da177e4
LT		 1112
1113 init_timer(&adapter->tx_fifo_stall_timer);
1114 adapter->tx_fifo_stall_timer.function = &e1000_82547_tx_fifo_stall;
e982f17c 1115 adapter->tx_fifo_stall_timer.data = (unsigned long)adapter;
1da177e4
LT		 1116
1117 init_timer(&adapter->watchdog_timer);
1118 adapter->watchdog_timer.function = &e1000_watchdog;
1119 adapter->watchdog_timer.data = (unsigned long) adapter;
1120
1da177e4
LT		 1121 init_timer(&adapter->phy_info_timer);
1122 adapter->phy_info_timer.function = &e1000_update_phy_info;
e982f17c 1123 adapter->phy_info_timer.data = (unsigned long)adapter;
1da177e4 1124
65f27f38 1125 INIT_WORK(&adapter->reset_task, e1000_reset_task);
1da177e4 1126
1da177e4
LT		 1127 e1000_check_options(adapter);
1128
1129 /* Initial Wake on LAN setting
1130 * If APM wake is enabled in the EEPROM,
1131 * enable the ACPI Magic Packet filter
1132 */
1133
1dc32918 1134 switch (hw->mac_type) {
1da177e4
LT		 1135 case e1000_82542_rev2_0:
1136 case e1000_82542_rev2_1:
1137 case e1000_82543:
1138 break;
1139 case e1000_82544:
1dc32918 1140 e1000_read_eeprom(hw,
1da177e4
LT		 1141 EEPROM_INIT_CONTROL2_REG, 1, &eeprom_data);
1142 eeprom_apme_mask = E1000_EEPROM_82544_APM;
1143 break;
cd94dd0b 1144 case e1000_ich8lan:
1dc32918 1145 e1000_read_eeprom(hw,
cd94dd0b
AK		 1146 EEPROM_INIT_CONTROL1_REG, 1, &eeprom_data);
1147 eeprom_apme_mask = E1000_EEPROM_ICH8_APME;
1148 break;
1da177e4
LT		 1149 case e1000_82546:
1150 case e1000_82546_rev_3:
fd803241 1151 case e1000_82571:
6418ecc6 1152 case e1000_80003es2lan:
1dc32918
JP		 1153 if (er32(STATUS) & E1000_STATUS_FUNC_1){
1154 e1000_read_eeprom(hw,
1da177e4
LT		 1155 EEPROM_INIT_CONTROL3_PORT_B, 1, &eeprom_data);
1156 break;
1157 }
1158 /* Fall Through */
1159 default:
1dc32918 1160 e1000_read_eeprom(hw,
1da177e4
LT		 1161 EEPROM_INIT_CONTROL3_PORT_A, 1, &eeprom_data);
1162 break;
1163 }
96838a40 1164 if (eeprom_data & eeprom_apme_mask)
120cd576
JB		 1165 adapter->eeprom_wol |= E1000_WUFC_MAG;
1166
1167 /* now that we have the eeprom settings, apply the special cases
1168 * where the eeprom may be wrong or the board simply won't support
1169 * wake on lan on a particular port */
1170 switch (pdev->device) {
1171 case E1000_DEV_ID_82546GB_PCIE:
1172 adapter->eeprom_wol = 0;
1173 break;
1174 case E1000_DEV_ID_82546EB_FIBER:
1175 case E1000_DEV_ID_82546GB_FIBER:
1176 case E1000_DEV_ID_82571EB_FIBER:
1177 /* Wake events only supported on port A for dual fiber
1178 * regardless of eeprom setting */
1dc32918 1179 if (er32(STATUS) & E1000_STATUS_FUNC_1)
120cd576
JB		 1180 adapter->eeprom_wol = 0;
1181 break;
1182 case E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3:
5881cde8 1183 case E1000_DEV_ID_82571EB_QUAD_COPPER:
ce57a02c 1184 case E1000_DEV_ID_82571EB_QUAD_FIBER:
fc2307d0 1185 case E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE:
f4ec7f98 1186 case E1000_DEV_ID_82571PT_QUAD_COPPER:
120cd576
JB		 1187 /* if quad port adapter, disable WoL on all but port A */
1188 if (global_quad_port_a != 0)
1189 adapter->eeprom_wol = 0;
1190 else
1191 adapter->quad_port_a = 1;
1192 /* Reset for multiple quad port adapters */
1193 if (++global_quad_port_a == 4)
1194 global_quad_port_a = 0;
1195 break;
1196 }
1197
1198 /* initialize the wol settings based on the eeprom settings */
1199 adapter->wol = adapter->eeprom_wol;
de126489 1200 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
1da177e4 1201
fb3d47d4 1202 /* print bus type/speed/width info */
fb3d47d4
JK		 1203 DPRINTK(PROBE, INFO, "(PCI%s:%s:%s) ",
1204 ((hw->bus_type == e1000_bus_type_pcix) ? "-X" :
1205 (hw->bus_type == e1000_bus_type_pci_express ? " Express":"")),
1206 ((hw->bus_speed == e1000_bus_speed_2500) ? "2.5Gb/s" :
1207 (hw->bus_speed == e1000_bus_speed_133) ? "133MHz" :
1208 (hw->bus_speed == e1000_bus_speed_120) ? "120MHz" :
1209 (hw->bus_speed == e1000_bus_speed_100) ? "100MHz" :
1210 (hw->bus_speed == e1000_bus_speed_66) ? "66MHz" : "33MHz"),
1211 ((hw->bus_width == e1000_bus_width_64) ? "64-bit" :
1212 (hw->bus_width == e1000_bus_width_pciex_4) ? "Width x4" :
1213 (hw->bus_width == e1000_bus_width_pciex_1) ? "Width x1" :
1214 "32-bit"));
fb3d47d4 1215
e174961c 1216 printk("%pM\n", netdev->dev_addr);
fb3d47d4 1217
1dc32918 1218 if (hw->bus_type == e1000_bus_type_pci_express) {
14782ca8
AK		 1219 DPRINTK(PROBE, WARNING, "This device (id %04x:%04x) will no "
1220 "longer be supported by this driver in the future.\n",
1221 pdev->vendor, pdev->device);
1222 DPRINTK(PROBE, WARNING, "please use the \"e1000e\" "
1223 "driver instead.\n");
1224 }
1225
1da177e4
LT		 1226 /* reset the hardware with the new settings */
1227 e1000_reset(adapter);
1228
b55ccb35
JK		 1229 /* If the controller is 82573 and f/w is AMT, do not set
1230 * DRV_LOAD until the interface is up. For all other cases,
1231 * let the f/w know that the h/w is now under the control
1232 * of the driver. */
1dc32918
JP		 1233 if (hw->mac_type != e1000_82573 ||
1234 !e1000_check_mng_mode(hw))
b55ccb35 1235 e1000_get_hw_control(adapter);
2d7edb92 1236
1314bbf3
AK		 1237 /* tell the stack to leave us alone until e1000_open() is called */
1238 netif_carrier_off(netdev);
1239 netif_stop_queue(netdev);
416b5d10
AK		 1240
1241 strcpy(netdev->name, "eth%d");
c7be73bc
JP		 1242 err = register_netdev(netdev);
1243 if (err)
416b5d10 1244 goto err_register;
1314bbf3 1245
1da177e4
LT		 1246 DPRINTK(PROBE, INFO, "Intel(R) PRO/1000 Network Connection\n");
1247
1248 cards_found++;
1249 return 0;
1250
1251err_register:
6dd62ab0
VA		 1252 e1000_release_hw_control(adapter);
1253err_eeprom:
1dc32918
JP		 1254 if (!e1000_check_phy_reset_block(hw))
1255 e1000_phy_hw_reset(hw);
6dd62ab0 1256
1dc32918
JP		 1257 if (hw->flash_address)
1258 iounmap(hw->flash_address);
cd94dd0b 1259err_flashmap:
6dd62ab0
VA		 1260 kfree(adapter->tx_ring);
1261 kfree(adapter->rx_ring);
1da177e4 1262err_sw_init:
1dc32918 1263 iounmap(hw->hw_addr);
1da177e4
LT		 1264err_ioremap:
1265 free_netdev(netdev);
1266err_alloc_etherdev:
81250297 1267 pci_release_selected_regions(pdev, bars);
6dd62ab0
VA		 1268err_pci_reg:
1269err_dma:
1270 pci_disable_device(pdev);
1da177e4
LT		 1271 return err;
1272}
1273
1274/**
1275 * e1000_remove - Device Removal Routine
1276 * @pdev: PCI device information struct
1277 *
1278 * e1000_remove is called by the PCI subsystem to alert the driver
1279 * that it should release a PCI device. The could be caused by a
1280 * Hot-Plug event, or because the driver is going to be removed from
1281 * memory.
1282 **/
1283
64798845 1284static void __devexit e1000_remove(struct pci_dev *pdev)
1da177e4
LT		 1285{
1286 struct net_device *netdev = pci_get_drvdata(pdev);
60490fe0 1287 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 1288 struct e1000_hw *hw = &adapter->hw;
1da177e4 1289
28e53bdd 1290 cancel_work_sync(&adapter->reset_task);
be2b28ed 1291
0fccd0e9 1292 e1000_release_manageability(adapter);
1da177e4 1293
b55ccb35
JK		 1294 /* Release control of h/w to f/w. If f/w is AMT enabled, this
1295 * would have already happened in close and is redundant. */
1296 e1000_release_hw_control(adapter);
2d7edb92 1297
bea3348e
SH		 1298 unregister_netdev(netdev);
1299
1dc32918
JP		 1300 if (!e1000_check_phy_reset_block(hw))
1301 e1000_phy_hw_reset(hw);
1da177e4 1302
24025e4e
MC		 1303 kfree(adapter->tx_ring);
1304 kfree(adapter->rx_ring);
24025e4e 1305
1dc32918
JP		 1306 iounmap(hw->hw_addr);
1307 if (hw->flash_address)
1308 iounmap(hw->flash_address);
81250297 1309 pci_release_selected_regions(pdev, adapter->bars);
1da177e4
LT		 1310
1311 free_netdev(netdev);
1312
1313 pci_disable_device(pdev);
1314}
1315
1316/**
1317 * e1000_sw_init - Initialize general software structures (struct e1000_adapter)
1318 * @adapter: board private structure to initialize
1319 *
1320 * e1000_sw_init initializes the Adapter private data structure.
1321 * Fields are initialized based on PCI device information and
1322 * OS network device settings (MTU size).
1323 **/
1324
64798845 1325static int __devinit e1000_sw_init(struct e1000_adapter *adapter)
1da177e4
LT		 1326{
1327 struct e1000_hw *hw = &adapter->hw;
1328 struct net_device *netdev = adapter->netdev;
1329 struct pci_dev *pdev = adapter->pdev;
1330
1331 /* PCI config space info */
1332
1333 hw->vendor_id = pdev->vendor;
1334 hw->device_id = pdev->device;
1335 hw->subsystem_vendor_id = pdev->subsystem_vendor;
1336 hw->subsystem_id = pdev->subsystem_device;
44c10138 1337 hw->revision_id = pdev->revision;
1da177e4
LT		 1338
1339 pci_read_config_word(pdev, PCI_COMMAND, &hw->pci_cmd_word);
1340
eb0f8054 1341 adapter->rx_buffer_len = MAXIMUM_ETHERNET_VLAN_SIZE;
1da177e4
LT		 1342 hw->max_frame_size = netdev->mtu +
1343 ENET_HEADER_SIZE + ETHERNET_FCS_SIZE;
1344 hw->min_frame_size = MINIMUM_ETHERNET_FRAME_SIZE;
1345
1346 /* identify the MAC */
1347
96838a40 1348 if (e1000_set_mac_type(hw)) {
1da177e4
LT		 1349 DPRINTK(PROBE, ERR, "Unknown MAC Type\n");
1350 return -EIO;
1351 }
1352
96838a40 1353 switch (hw->mac_type) {
1da177e4
LT		 1354 default:
1355 break;
1356 case e1000_82541:
1357 case e1000_82547:
1358 case e1000_82541_rev_2:
1359 case e1000_82547_rev_2:
1360 hw->phy_init_script = 1;
1361 break;
1362 }
1363
1364 e1000_set_media_type(hw);
1365
c3033b01
JP		 1366 hw->wait_autoneg_complete = false;
1367 hw->tbi_compatibility_en = true;
1368 hw->adaptive_ifs = true;
1da177e4
LT		 1369
1370 /* Copper options */
1371
96838a40 1372 if (hw->media_type == e1000_media_type_copper) {
1da177e4 1373 hw->mdix = AUTO_ALL_MODES;
c3033b01 1374 hw->disable_polarity_correction = false;
1da177e4
LT		 1375 hw->master_slave = E1000_MASTER_SLAVE;
1376 }
1377
f56799ea
JK		 1378 adapter->num_tx_queues = 1;
1379 adapter->num_rx_queues = 1;
581d708e
MC		 1380
1381 if (e1000_alloc_queues(adapter)) {
1382 DPRINTK(PROBE, ERR, "Unable to allocate memory for queues\n");
1383 return -ENOMEM;
1384 }
1385
47313054 1386 /* Explicitly disable IRQ since the NIC can be in any state. */
47313054
HX		 1387 e1000_irq_disable(adapter);
1388
1da177e4 1389 spin_lock_init(&adapter->stats_lock);
1da177e4 1390
1314bbf3
AK		 1391 set_bit(__E1000_DOWN, &adapter->flags);
1392
1da177e4
LT		 1393 return 0;
1394}
1395
581d708e
MC		 1396/**
1397 * e1000_alloc_queues - Allocate memory for all rings
1398 * @adapter: board private structure to initialize
1399 *
1400 * We allocate one ring per queue at run-time since we don't know the
3e1d7cd2 1401 * number of queues at compile-time.
581d708e
MC		 1402 **/
1403
64798845 1404static int __devinit e1000_alloc_queues(struct e1000_adapter *adapter)
581d708e 1405{
1c7e5b12
YB		 1406 adapter->tx_ring = kcalloc(adapter->num_tx_queues,
1407 sizeof(struct e1000_tx_ring), GFP_KERNEL);
581d708e
MC		 1408 if (!adapter->tx_ring)
1409 return -ENOMEM;
581d708e 1410
1c7e5b12
YB		 1411 adapter->rx_ring = kcalloc(adapter->num_rx_queues,
1412 sizeof(struct e1000_rx_ring), GFP_KERNEL);
581d708e
MC		 1413 if (!adapter->rx_ring) {
1414 kfree(adapter->tx_ring);
1415 return -ENOMEM;
1416 }
581d708e 1417
581d708e
MC		 1418 return E1000_SUCCESS;
1419}
1420
1da177e4
LT		 1421/**
1422 * e1000_open - Called when a network interface is made active
1423 * @netdev: network interface device structure
1424 *
1425 * Returns 0 on success, negative value on failure
1426 *
1427 * The open entry point is called when a network interface is made
1428 * active by the system (IFF_UP). At this point all resources needed
1429 * for transmit and receive operations are allocated, the interrupt
1430 * handler is registered with the OS, the watchdog timer is started,
1431 * and the stack is notified that the interface is ready.
1432 **/
1433
64798845 1434static int e1000_open(struct net_device *netdev)
1da177e4 1435{
60490fe0 1436 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 1437 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 1438 int err;
1439
2db10a08 1440 /* disallow open during test */
1314bbf3 1441 if (test_bit(__E1000_TESTING, &adapter->flags))
2db10a08
AK		 1442 return -EBUSY;
1443
1da177e4 1444 /* allocate transmit descriptors */
e0aac5a2
AK		 1445 err = e1000_setup_all_tx_resources(adapter);
1446 if (err)
1da177e4
LT		 1447 goto err_setup_tx;
1448
1449 /* allocate receive descriptors */
e0aac5a2 1450 err = e1000_setup_all_rx_resources(adapter);
b5bf28cd 1451 if (err)
e0aac5a2 1452 goto err_setup_rx;
b5bf28cd 1453
79f05bf0
AK		 1454 e1000_power_up_phy(adapter);
1455
2d7edb92 1456 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
1dc32918 1457 if ((hw->mng_cookie.status &
2d7edb92
MC		 1458 E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT)) {
1459 e1000_update_mng_vlan(adapter);
1460 }
1da177e4 1461
b55ccb35
JK		 1462 /* If AMT is enabled, let the firmware know that the network
1463 * interface is now open */
1dc32918
JP		 1464 if (hw->mac_type == e1000_82573 &&
1465 e1000_check_mng_mode(hw))
b55ccb35
JK		 1466 e1000_get_hw_control(adapter);
1467
e0aac5a2
AK		 1468 /* before we allocate an interrupt, we must be ready to handle it.
1469 * Setting DEBUG_SHIRQ in the kernel makes it fire an interrupt
1470 * as soon as we call pci_request_irq, so we have to setup our
1471 * clean_rx handler before we do so. */
1472 e1000_configure(adapter);
1473
1474 err = e1000_request_irq(adapter);
1475 if (err)
1476 goto err_req_irq;
1477
1478 /* From here on the code is the same as e1000_up() */
1479 clear_bit(__E1000_DOWN, &adapter->flags);
1480
bea3348e 1481 napi_enable(&adapter->napi);
47313054 1482
e0aac5a2
AK		 1483 e1000_irq_enable(adapter);
1484
076152d5
BH		 1485 netif_start_queue(netdev);
1486
e0aac5a2 1487 /* fire a link status change interrupt to start the watchdog */
1dc32918 1488 ew32(ICS, E1000_ICS_LSC);
e0aac5a2 1489
1da177e4
LT		 1490 return E1000_SUCCESS;
1491
b5bf28cd 1492err_req_irq:
e0aac5a2
AK		 1493 e1000_release_hw_control(adapter);
1494 e1000_power_down_phy(adapter);
581d708e 1495 e1000_free_all_rx_resources(adapter);
1da177e4 1496err_setup_rx:
581d708e 1497 e1000_free_all_tx_resources(adapter);
1da177e4
LT		 1498err_setup_tx:
1499 e1000_reset(adapter);
1500
1501 return err;
1502}
1503
1504/**
1505 * e1000_close - Disables a network interface
1506 * @netdev: network interface device structure
1507 *
1508 * Returns 0, this is not allowed to fail
1509 *
1510 * The close entry point is called when an interface is de-activated
1511 * by the OS. The hardware is still under the drivers control, but
1512 * needs to be disabled. A global MAC reset is issued to stop the
1513 * hardware, and all transmit and receive resources are freed.
1514 **/
1515
64798845 1516static int e1000_close(struct net_device *netdev)
1da177e4 1517{
60490fe0 1518 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 1519 struct e1000_hw *hw = &adapter->hw;
1da177e4 1520
2db10a08 1521 WARN_ON(test_bit(__E1000_RESETTING, &adapter->flags));
1da177e4 1522 e1000_down(adapter);
79f05bf0 1523 e1000_power_down_phy(adapter);
2db10a08 1524 e1000_free_irq(adapter);
1da177e4 1525
581d708e
MC		 1526 e1000_free_all_tx_resources(adapter);
1527 e1000_free_all_rx_resources(adapter);
1da177e4 1528
4666560a
BA		 1529 /* kill manageability vlan ID if supported, but not if a vlan with
1530 * the same ID is registered on the host OS (let 8021q kill it) */
1dc32918 1531 if ((hw->mng_cookie.status &
4666560a
BA		 1532 E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT) &&
1533 !(adapter->vlgrp &&
5c15bdec 1534 vlan_group_get_device(adapter->vlgrp, adapter->mng_vlan_id))) {
2d7edb92
MC		 1535 e1000_vlan_rx_kill_vid(netdev, adapter->mng_vlan_id);
1536 }
b55ccb35
JK		 1537
1538 /* If AMT is enabled, let the firmware know that the network
1539 * interface is now closed */
1dc32918
JP		 1540 if (hw->mac_type == e1000_82573 &&
1541 e1000_check_mng_mode(hw))
b55ccb35
JK		 1542 e1000_release_hw_control(adapter);
1543
1da177e4
LT		 1544 return 0;
1545}
1546
1547/**
1548 * e1000_check_64k_bound - check that memory doesn't cross 64kB boundary
1549 * @adapter: address of board private structure
2d7edb92
MC		 1550 * @start: address of beginning of memory
1551 * @len: length of memory
1da177e4 1552 **/
64798845
JP		 1553static bool e1000_check_64k_bound(struct e1000_adapter *adapter, void *start,
1554 unsigned long len)
1da177e4 1555{
1dc32918 1556 struct e1000_hw *hw = &adapter->hw;
e982f17c 1557 unsigned long begin = (unsigned long)start;
1da177e4
LT		 1558 unsigned long end = begin + len;
1559
2648345f
MC		 1560 /* First rev 82545 and 82546 need to not allow any memory
1561 * write location to cross 64k boundary due to errata 23 */
1dc32918
JP		 1562 if (hw->mac_type == e1000_82545 ||
1563 hw->mac_type == e1000_82546) {
c3033b01 1564 return ((begin ^ (end - 1)) >> 16) != 0 ? false : true;
1da177e4
LT		 1565 }
1566
c3033b01 1567 return true;
1da177e4
LT		 1568}
1569
1570/**
1571 * e1000_setup_tx_resources - allocate Tx resources (Descriptors)
1572 * @adapter: board private structure
581d708e 1573 * @txdr: tx descriptor ring (for a specific queue) to setup
1da177e4
LT		 1574 *
1575 * Return 0 on success, negative on failure
1576 **/
1577
64798845
JP		 1578static int e1000_setup_tx_resources(struct e1000_adapter *adapter,
1579 struct e1000_tx_ring *txdr)
1da177e4 1580{
1da177e4
LT		 1581 struct pci_dev *pdev = adapter->pdev;
1582 int size;
1583
1584 size = sizeof(struct e1000_buffer) * txdr->count;
cd94dd0b 1585 txdr->buffer_info = vmalloc(size);
96838a40 1586 if (!txdr->buffer_info) {
2648345f
MC		 1587 DPRINTK(PROBE, ERR,
1588 "Unable to allocate memory for the transmit descriptor ring\n");
1da177e4
LT		 1589 return -ENOMEM;
1590 }
1591 memset(txdr->buffer_info, 0, size);
1592
1593 /* round up to nearest 4K */
1594
1595 txdr->size = txdr->count * sizeof(struct e1000_tx_desc);
9099cfb9 1596 txdr->size = ALIGN(txdr->size, 4096);
1da177e4
LT		 1597
1598 txdr->desc = pci_alloc_consistent(pdev, txdr->size, &txdr->dma);
96838a40 1599 if (!txdr->desc) {
1da177e4 1600setup_tx_desc_die:
1da177e4 1601 vfree(txdr->buffer_info);
2648345f
MC		 1602 DPRINTK(PROBE, ERR,
1603 "Unable to allocate memory for the transmit descriptor ring\n");
1da177e4
LT		 1604 return -ENOMEM;
1605 }
1606
2648345f 1607 /* Fix for errata 23, can't cross 64kB boundary */
1da177e4
LT		 1608 if (!e1000_check_64k_bound(adapter, txdr->desc, txdr->size)) {
1609 void *olddesc = txdr->desc;
1610 dma_addr_t olddma = txdr->dma;
2648345f
MC		 1611 DPRINTK(TX_ERR, ERR, "txdr align check failed: %u bytes "
1612 "at %p\n", txdr->size, txdr->desc);
1613 /* Try again, without freeing the previous */
1da177e4 1614 txdr->desc = pci_alloc_consistent(pdev, txdr->size, &txdr->dma);
2648345f 1615 /* Failed allocation, critical failure */
96838a40 1616 if (!txdr->desc) {
1da177e4
LT		 1617 pci_free_consistent(pdev, txdr->size, olddesc, olddma);
1618 goto setup_tx_desc_die;
1619 }
1620
1621 if (!e1000_check_64k_bound(adapter, txdr->desc, txdr->size)) {
1622 /* give up */
2648345f
MC		 1623 pci_free_consistent(pdev, txdr->size, txdr->desc,
1624 txdr->dma);
1da177e4
LT		 1625 pci_free_consistent(pdev, txdr->size, olddesc, olddma);
1626 DPRINTK(PROBE, ERR,
2648345f
MC		 1627 "Unable to allocate aligned memory "
1628 "for the transmit descriptor ring\n");
1da177e4
LT		 1629 vfree(txdr->buffer_info);
1630 return -ENOMEM;
1631 } else {
2648345f 1632 /* Free old allocation, new allocation was successful */
1da177e4
LT		 1633 pci_free_consistent(pdev, txdr->size, olddesc, olddma);
1634 }
1635 }
1636 memset(txdr->desc, 0, txdr->size);
1637
1638 txdr->next_to_use = 0;
1639 txdr->next_to_clean = 0;
1640
1641 return 0;
1642}
1643
581d708e
MC		 1644/**
1645 * e1000_setup_all_tx_resources - wrapper to allocate Tx resources
1646 * (Descriptors) for all queues
1647 * @adapter: board private structure
1648 *
581d708e
MC		 1649 * Return 0 on success, negative on failure
1650 **/
1651
64798845 1652int e1000_setup_all_tx_resources(struct e1000_adapter *adapter)
581d708e
MC		 1653{
1654 int i, err = 0;
1655
f56799ea 1656 for (i = 0; i < adapter->num_tx_queues; i++) {
581d708e
MC		 1657 err = e1000_setup_tx_resources(adapter, &adapter->tx_ring[i]);
1658 if (err) {
1659 DPRINTK(PROBE, ERR,
1660 "Allocation for Tx Queue %u failed\n", i);
3fbbc72e
VA		 1661 for (i-- ; i >= 0; i--)
1662 e1000_free_tx_resources(adapter,
1663 &adapter->tx_ring[i]);
581d708e
MC		 1664 break;
1665 }
1666 }
1667
1668 return err;
1669}
1670
1da177e4
LT		 1671/**
1672 * e1000_configure_tx - Configure 8254x Transmit Unit after Reset
1673 * @adapter: board private structure
1674 *
1675 * Configure the Tx unit of the MAC after a reset.
1676 **/
1677
64798845 1678static void e1000_configure_tx(struct e1000_adapter *adapter)
1da177e4 1679{
406874a7 1680 u64 tdba;
581d708e 1681 struct e1000_hw *hw = &adapter->hw;
406874a7
JP		 1682 u32 tdlen, tctl, tipg, tarc;
1683 u32 ipgr1, ipgr2;
1da177e4
LT		 1684
1685 /* Setup the HW Tx Head and Tail descriptor pointers */
1686
f56799ea 1687 switch (adapter->num_tx_queues) {
24025e4e
MC		 1688 case 1:
1689 default:
581d708e
MC		 1690 tdba = adapter->tx_ring[0].dma;
1691 tdlen = adapter->tx_ring[0].count *
1692 sizeof(struct e1000_tx_desc);
1dc32918
JP		 1693 ew32(TDLEN, tdlen);
1694 ew32(TDBAH, (tdba >> 32));
1695 ew32(TDBAL, (tdba & 0x00000000ffffffffULL));
1696 ew32(TDT, 0);
1697 ew32(TDH, 0);
6a951698
AK		 1698 adapter->tx_ring[0].tdh = ((hw->mac_type >= e1000_82543) ? E1000_TDH : E1000_82542_TDH);
1699 adapter->tx_ring[0].tdt = ((hw->mac_type >= e1000_82543) ? E1000_TDT : E1000_82542_TDT);
24025e4e
MC		 1700 break;
1701 }
1da177e4
LT		 1702
1703 /* Set the default values for the Tx Inter Packet Gap timer */
1dc32918 1704 if (hw->mac_type <= e1000_82547_rev_2 &&
d89b6c67
JB		 1705 (hw->media_type == e1000_media_type_fiber ||
1706 hw->media_type == e1000_media_type_internal_serdes))
0fadb059
JK		 1707 tipg = DEFAULT_82543_TIPG_IPGT_FIBER;
1708 else
1709 tipg = DEFAULT_82543_TIPG_IPGT_COPPER;
1710
581d708e 1711 switch (hw->mac_type) {
1da177e4
LT		 1712 case e1000_82542_rev2_0:
1713 case e1000_82542_rev2_1:
1714 tipg = DEFAULT_82542_TIPG_IPGT;
0fadb059
JK		 1715 ipgr1 = DEFAULT_82542_TIPG_IPGR1;
1716 ipgr2 = DEFAULT_82542_TIPG_IPGR2;
1da177e4 1717 break;
87041639
JK		 1718 case e1000_80003es2lan:
1719 ipgr1 = DEFAULT_82543_TIPG_IPGR1;
1720 ipgr2 = DEFAULT_80003ES2LAN_TIPG_IPGR2;
1721 break;
1da177e4 1722 default:
0fadb059
JK		 1723 ipgr1 = DEFAULT_82543_TIPG_IPGR1;
1724 ipgr2 = DEFAULT_82543_TIPG_IPGR2;
1725 break;
1da177e4 1726 }
0fadb059
JK		 1727 tipg |= ipgr1 << E1000_TIPG_IPGR1_SHIFT;
1728 tipg |= ipgr2 << E1000_TIPG_IPGR2_SHIFT;
1dc32918 1729 ew32(TIPG, tipg);
1da177e4
LT		 1730
1731 /* Set the Tx Interrupt Delay register */
1732
1dc32918 1733 ew32(TIDV, adapter->tx_int_delay);
581d708e 1734 if (hw->mac_type >= e1000_82540)
1dc32918 1735 ew32(TADV, adapter->tx_abs_int_delay);
1da177e4
LT		 1736
1737 /* Program the Transmit Control Register */
1738
1dc32918 1739 tctl = er32(TCTL);
1da177e4 1740 tctl &= ~E1000_TCTL_CT;
7e6c9861 1741 tctl |= E1000_TCTL_PSP | E1000_TCTL_RTLC |
1da177e4
LT		 1742 (E1000_COLLISION_THRESHOLD << E1000_CT_SHIFT);
1743
2ae76d98 1744 if (hw->mac_type == e1000_82571 || hw->mac_type == e1000_82572) {
1dc32918 1745 tarc = er32(TARC0);
90fb5135
AK		 1746 /* set the speed mode bit, we'll clear it if we're not at
1747 * gigabit link later */
09ae3e88 1748 tarc |= (1 << 21);
1dc32918 1749 ew32(TARC0, tarc);
87041639 1750 } else if (hw->mac_type == e1000_80003es2lan) {
1dc32918 1751 tarc = er32(TARC0);
87041639 1752 tarc |= 1;
1dc32918
JP		 1753 ew32(TARC0, tarc);
1754 tarc = er32(TARC1);
87041639 1755 tarc |= 1;
1dc32918 1756 ew32(TARC1, tarc);
2ae76d98
MC		 1757 }
1758
581d708e 1759 e1000_config_collision_dist(hw);
1da177e4
LT		 1760
1761 /* Setup Transmit Descriptor Settings for eop descriptor */
6a042dab
JB		 1762 adapter->txd_cmd = E1000_TXD_CMD_EOP | E1000_TXD_CMD_IFCS;
1763
1764 /* only set IDE if we are delaying interrupts using the timers */
1765 if (adapter->tx_int_delay)
1766 adapter->txd_cmd |= E1000_TXD_CMD_IDE;
1da177e4 1767
581d708e 1768 if (hw->mac_type < e1000_82543)
1da177e4
LT		 1769 adapter->txd_cmd |= E1000_TXD_CMD_RPS;
1770 else
1771 adapter->txd_cmd |= E1000_TXD_CMD_RS;
1772
1773 /* Cache if we're 82544 running in PCI-X because we'll
1774 * need this to apply a workaround later in the send path. */
581d708e
MC		 1775 if (hw->mac_type == e1000_82544 &&
1776 hw->bus_type == e1000_bus_type_pcix)
1da177e4 1777 adapter->pcix_82544 = 1;
7e6c9861 1778
1dc32918 1779 ew32(TCTL, tctl);
7e6c9861 1780
1da177e4
LT		 1781}
1782
1783/**
1784 * e1000_setup_rx_resources - allocate Rx resources (Descriptors)
1785 * @adapter: board private structure
581d708e 1786 * @rxdr: rx descriptor ring (for a specific queue) to setup
1da177e4
LT		 1787 *
1788 * Returns 0 on success, negative on failure
1789 **/
1790
64798845
JP		 1791static int e1000_setup_rx_resources(struct e1000_adapter *adapter,
1792 struct e1000_rx_ring *rxdr)
1da177e4 1793{
1dc32918 1794 struct e1000_hw *hw = &adapter->hw;
1da177e4 1795 struct pci_dev *pdev = adapter->pdev;
2d7edb92 1796 int size, desc_len;
1da177e4
LT		 1797
1798 size = sizeof(struct e1000_buffer) * rxdr->count;
cd94dd0b 1799 rxdr->buffer_info = vmalloc(size);
581d708e 1800 if (!rxdr->buffer_info) {
2648345f
MC		 1801 DPRINTK(PROBE, ERR,
1802 "Unable to allocate memory for the receive descriptor ring\n");
1da177e4
LT		 1803 return -ENOMEM;
1804 }
1805 memset(rxdr->buffer_info, 0, size);
1806
1dc32918 1807 if (hw->mac_type <= e1000_82547_rev_2)
2d7edb92
MC		 1808 desc_len = sizeof(struct e1000_rx_desc);
1809 else
1810 desc_len = sizeof(union e1000_rx_desc_packet_split);
1811
1da177e4
LT		 1812 /* Round up to nearest 4K */
1813
2d7edb92 1814 rxdr->size = rxdr->count * desc_len;
9099cfb9 1815 rxdr->size = ALIGN(rxdr->size, 4096);
1da177e4
LT		 1816
1817 rxdr->desc = pci_alloc_consistent(pdev, rxdr->size, &rxdr->dma);
1818
581d708e
MC		 1819 if (!rxdr->desc) {
1820 DPRINTK(PROBE, ERR,
1821 "Unable to allocate memory for the receive descriptor ring\n");
1da177e4 1822setup_rx_desc_die:
1da177e4
LT		 1823 vfree(rxdr->buffer_info);
1824 return -ENOMEM;
1825 }
1826
2648345f 1827 /* Fix for errata 23, can't cross 64kB boundary */
1da177e4
LT		 1828 if (!e1000_check_64k_bound(adapter, rxdr->desc, rxdr->size)) {
1829 void *olddesc = rxdr->desc;
1830 dma_addr_t olddma = rxdr->dma;
2648345f
MC		 1831 DPRINTK(RX_ERR, ERR, "rxdr align check failed: %u bytes "
1832 "at %p\n", rxdr->size, rxdr->desc);
1833 /* Try again, without freeing the previous */
1da177e4 1834 rxdr->desc = pci_alloc_consistent(pdev, rxdr->size, &rxdr->dma);
2648345f 1835 /* Failed allocation, critical failure */
581d708e 1836 if (!rxdr->desc) {
1da177e4 1837 pci_free_consistent(pdev, rxdr->size, olddesc, olddma);
581d708e
MC		 1838 DPRINTK(PROBE, ERR,
1839 "Unable to allocate memory "
1840 "for the receive descriptor ring\n");
1da177e4
LT		 1841 goto setup_rx_desc_die;
1842 }
1843
1844 if (!e1000_check_64k_bound(adapter, rxdr->desc, rxdr->size)) {
1845 /* give up */
2648345f
MC		 1846 pci_free_consistent(pdev, rxdr->size, rxdr->desc,
1847 rxdr->dma);
1da177e4 1848 pci_free_consistent(pdev, rxdr->size, olddesc, olddma);
2648345f
MC		 1849 DPRINTK(PROBE, ERR,
1850 "Unable to allocate aligned memory "
1851 "for the receive descriptor ring\n");
581d708e 1852 goto setup_rx_desc_die;
1da177e4 1853 } else {
2648345f 1854 /* Free old allocation, new allocation was successful */
1da177e4
LT		 1855 pci_free_consistent(pdev, rxdr->size, olddesc, olddma);
1856 }
1857 }
1858 memset(rxdr->desc, 0, rxdr->size);
1859
1860 rxdr->next_to_clean = 0;
1861 rxdr->next_to_use = 0;
1862
1863 return 0;
1864}
1865
581d708e
MC		 1866/**
1867 * e1000_setup_all_rx_resources - wrapper to allocate Rx resources
1868 * (Descriptors) for all queues
1869 * @adapter: board private structure
1870 *
581d708e
MC		 1871 * Return 0 on success, negative on failure
1872 **/
1873
64798845 1874int e1000_setup_all_rx_resources(struct e1000_adapter *adapter)
581d708e
MC		 1875{
1876 int i, err = 0;
1877
f56799ea 1878 for (i = 0; i < adapter->num_rx_queues; i++) {
581d708e
MC		 1879 err = e1000_setup_rx_resources(adapter, &adapter->rx_ring[i]);
1880 if (err) {
1881 DPRINTK(PROBE, ERR,
1882 "Allocation for Rx Queue %u failed\n", i);
3fbbc72e
VA		 1883 for (i-- ; i >= 0; i--)
1884 e1000_free_rx_resources(adapter,
1885 &adapter->rx_ring[i]);
581d708e
MC		 1886 break;
1887 }
1888 }
1889
1890 return err;
1891}
1892
1da177e4 1893/**
2648345f 1894 * e1000_setup_rctl - configure the receive control registers
1da177e4
LT		 1895 * @adapter: Board private structure
1896 **/
64798845 1897static void e1000_setup_rctl(struct e1000_adapter *adapter)
1da177e4 1898{
1dc32918 1899 struct e1000_hw *hw = &adapter->hw;
630b25cd 1900 u32 rctl;
1da177e4 1901
1dc32918 1902 rctl = er32(RCTL);
1da177e4
LT		 1903
1904 rctl &= ~(3 << E1000_RCTL_MO_SHIFT);
1905
1906 rctl |= E1000_RCTL_EN | E1000_RCTL_BAM |
1907 E1000_RCTL_LBM_NO | E1000_RCTL_RDMTS_HALF |
1dc32918 1908 (hw->mc_filter_type << E1000_RCTL_MO_SHIFT);
1da177e4 1909
1dc32918 1910 if (hw->tbi_compatibility_on == 1)
1da177e4
LT		 1911 rctl |= E1000_RCTL_SBP;
1912 else
1913 rctl &= ~E1000_RCTL_SBP;
1914
2d7edb92
MC		 1915 if (adapter->netdev->mtu <= ETH_DATA_LEN)
1916 rctl &= ~E1000_RCTL_LPE;
1917 else
1918 rctl |= E1000_RCTL_LPE;
1919
1da177e4 1920 /* Setup buffer sizes */
9e2feace
AK		 1921 rctl &= ~E1000_RCTL_SZ_4096;
1922 rctl |= E1000_RCTL_BSEX;
1923 switch (adapter->rx_buffer_len) {
1924 case E1000_RXBUFFER_256:
1925 rctl |= E1000_RCTL_SZ_256;
1926 rctl &= ~E1000_RCTL_BSEX;
1927 break;
1928 case E1000_RXBUFFER_512:
1929 rctl |= E1000_RCTL_SZ_512;
1930 rctl &= ~E1000_RCTL_BSEX;
1931 break;
1932 case E1000_RXBUFFER_1024:
1933 rctl |= E1000_RCTL_SZ_1024;
1934 rctl &= ~E1000_RCTL_BSEX;
1935 break;
a1415ee6
JK		 1936 case E1000_RXBUFFER_2048:
1937 default:
1938 rctl |= E1000_RCTL_SZ_2048;
1939 rctl &= ~E1000_RCTL_BSEX;
1940 break;
1941 case E1000_RXBUFFER_4096:
1942 rctl |= E1000_RCTL_SZ_4096;
1943 break;
1944 case E1000_RXBUFFER_8192:
1945 rctl |= E1000_RCTL_SZ_8192;
1946 break;
1947 case E1000_RXBUFFER_16384:
1948 rctl |= E1000_RCTL_SZ_16384;
1949 break;
2d7edb92
MC		 1950 }
1951
1dc32918 1952 ew32(RCTL, rctl);
1da177e4
LT		 1953}
1954
1955/**
1956 * e1000_configure_rx - Configure 8254x Receive Unit after Reset
1957 * @adapter: board private structure
1958 *
1959 * Configure the Rx unit of the MAC after a reset.
1960 **/
1961
64798845 1962static void e1000_configure_rx(struct e1000_adapter *adapter)
1da177e4 1963{
406874a7 1964 u64 rdba;
581d708e 1965 struct e1000_hw *hw = &adapter->hw;
406874a7 1966 u32 rdlen, rctl, rxcsum, ctrl_ext;
2d7edb92 1967
630b25cd
BJ		 1968 rdlen = adapter->rx_ring[0].count *
1969 sizeof(struct e1000_rx_desc);
1970 adapter->clean_rx = e1000_clean_rx_irq;
1971 adapter->alloc_rx_buf = e1000_alloc_rx_buffers;
1da177e4
LT		 1972
1973 /* disable receives while setting up the descriptors */
1dc32918
JP		 1974 rctl = er32(RCTL);
1975 ew32(RCTL, rctl & ~E1000_RCTL_EN);
1da177e4
LT		 1976
1977 /* set the Receive Delay Timer Register */
1dc32918 1978 ew32(RDTR, adapter->rx_int_delay);
1da177e4 1979
581d708e 1980 if (hw->mac_type >= e1000_82540) {
1dc32918 1981 ew32(RADV, adapter->rx_abs_int_delay);
835bb129 1982 if (adapter->itr_setting != 0)
1dc32918 1983 ew32(ITR, 1000000000 / (adapter->itr * 256));
1da177e4
LT		 1984 }
1985
2ae76d98 1986 if (hw->mac_type >= e1000_82571) {
1dc32918 1987 ctrl_ext = er32(CTRL_EXT);
1e613fd9 1988 /* Reset delay timers after every interrupt */
6fc7a7ec 1989 ctrl_ext |= E1000_CTRL_EXT_INT_TIMER_CLR;
835bb129 1990 /* Auto-Mask interrupts upon ICR access */
1e613fd9 1991 ctrl_ext |= E1000_CTRL_EXT_IAME;
1dc32918 1992 ew32(IAM, 0xffffffff);
1dc32918
JP		 1993 ew32(CTRL_EXT, ctrl_ext);
1994 E1000_WRITE_FLUSH();
2ae76d98
MC		 1995 }
1996
581d708e
MC		 1997 /* Setup the HW Rx Head and Tail Descriptor Pointers and
1998 * the Base and Length of the Rx Descriptor Ring */
f56799ea 1999 switch (adapter->num_rx_queues) {
24025e4e
MC		 2000 case 1:
2001 default:
581d708e 2002 rdba = adapter->rx_ring[0].dma;
1dc32918
JP		 2003 ew32(RDLEN, rdlen);
2004 ew32(RDBAH, (rdba >> 32));
2005 ew32(RDBAL, (rdba & 0x00000000ffffffffULL));
2006 ew32(RDT, 0);
2007 ew32(RDH, 0);
6a951698
AK		 2008 adapter->rx_ring[0].rdh = ((hw->mac_type >= e1000_82543) ? E1000_RDH : E1000_82542_RDH);
2009 adapter->rx_ring[0].rdt = ((hw->mac_type >= e1000_82543) ? E1000_RDT : E1000_82542_RDT);
581d708e 2010 break;
24025e4e
MC		 2011 }
2012
1da177e4 2013 /* Enable 82543 Receive Checksum Offload for TCP and UDP */
581d708e 2014 if (hw->mac_type >= e1000_82543) {
1dc32918 2015 rxcsum = er32(RXCSUM);
630b25cd 2016 if (adapter->rx_csum)
2d7edb92 2017 rxcsum |= E1000_RXCSUM_TUOFL;
630b25cd 2018 else
2d7edb92 2019 /* don't need to clear IPPCSE as it defaults to 0 */
630b25cd 2020 rxcsum &= ~E1000_RXCSUM_TUOFL;
1dc32918 2021 ew32(RXCSUM, rxcsum);
1da177e4
LT		 2022 }
2023
2024 /* Enable Receives */
1dc32918 2025 ew32(RCTL, rctl);
1da177e4
LT		 2026}
2027
2028/**
581d708e 2029 * e1000_free_tx_resources - Free Tx Resources per Queue
1da177e4 2030 * @adapter: board private structure
581d708e 2031 * @tx_ring: Tx descriptor ring for a specific queue
1da177e4
LT		 2032 *
2033 * Free all transmit software resources
2034 **/
2035
64798845
JP		 2036static void e1000_free_tx_resources(struct e1000_adapter *adapter,
2037 struct e1000_tx_ring *tx_ring)
1da177e4
LT		 2038{
2039 struct pci_dev *pdev = adapter->pdev;
2040
581d708e 2041 e1000_clean_tx_ring(adapter, tx_ring);
1da177e4 2042
581d708e
MC		 2043 vfree(tx_ring->buffer_info);
2044 tx_ring->buffer_info = NULL;
1da177e4 2045
581d708e 2046 pci_free_consistent(pdev, tx_ring->size, tx_ring->desc, tx_ring->dma);
1da177e4 2047
581d708e
MC		 2048 tx_ring->desc = NULL;
2049}
2050
2051/**
2052 * e1000_free_all_tx_resources - Free Tx Resources for All Queues
2053 * @adapter: board private structure
2054 *
2055 * Free all transmit software resources
2056 **/
2057
64798845 2058void e1000_free_all_tx_resources(struct e1000_adapter *adapter)
581d708e
MC		 2059{
2060 int i;
2061
f56799ea 2062 for (i = 0; i < adapter->num_tx_queues; i++)
581d708e 2063 e1000_free_tx_resources(adapter, &adapter->tx_ring[i]);
1da177e4
LT		 2064}
2065
64798845
JP		 2066static void e1000_unmap_and_free_tx_resource(struct e1000_adapter *adapter,
2067 struct e1000_buffer *buffer_info)
1da177e4 2068{
d20b606c 2069 buffer_info->dma = 0;
a9ebadd6 2070 if (buffer_info->skb) {
d20b606c
JB		 2071 skb_dma_unmap(&adapter->pdev->dev, buffer_info->skb,
2072 DMA_TO_DEVICE);
1da177e4 2073 dev_kfree_skb_any(buffer_info->skb);
a9ebadd6
JB		 2074 buffer_info->skb = NULL;
2075 }
37e73df8 2076 buffer_info->time_stamp = 0;
a9ebadd6 2077 /* buffer_info must be completely set up in the transmit path */
1da177e4
LT		 2078}
2079
2080/**
2081 * e1000_clean_tx_ring - Free Tx Buffers
2082 * @adapter: board private structure
581d708e 2083 * @tx_ring: ring to be cleaned
1da177e4
LT		 2084 **/
2085
64798845
JP		 2086static void e1000_clean_tx_ring(struct e1000_adapter *adapter,
2087 struct e1000_tx_ring *tx_ring)
1da177e4 2088{
1dc32918 2089 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 2090 struct e1000_buffer *buffer_info;
2091 unsigned long size;
2092 unsigned int i;
2093
2094 /* Free all the Tx ring sk_buffs */
2095
96838a40 2096 for (i = 0; i < tx_ring->count; i++) {
1da177e4
LT		 2097 buffer_info = &tx_ring->buffer_info[i];
2098 e1000_unmap_and_free_tx_resource(adapter, buffer_info);
2099 }
2100
2101 size = sizeof(struct e1000_buffer) * tx_ring->count;
2102 memset(tx_ring->buffer_info, 0, size);
2103
2104 /* Zero out the descriptor ring */
2105
2106 memset(tx_ring->desc, 0, tx_ring->size);
2107
2108 tx_ring->next_to_use = 0;
2109 tx_ring->next_to_clean = 0;
fd803241 2110 tx_ring->last_tx_tso = 0;
1da177e4 2111
1dc32918
JP		 2112 writel(0, hw->hw_addr + tx_ring->tdh);
2113 writel(0, hw->hw_addr + tx_ring->tdt);
581d708e
MC		 2114}
2115
2116/**
2117 * e1000_clean_all_tx_rings - Free Tx Buffers for all queues
2118 * @adapter: board private structure
2119 **/
2120
64798845 2121static void e1000_clean_all_tx_rings(struct e1000_adapter *adapter)
581d708e
MC		 2122{
2123 int i;
2124
f56799ea 2125 for (i = 0; i < adapter->num_tx_queues; i++)
581d708e 2126 e1000_clean_tx_ring(adapter, &adapter->tx_ring[i]);
1da177e4
LT		 2127}
2128
2129/**
2130 * e1000_free_rx_resources - Free Rx Resources
2131 * @adapter: board private structure
581d708e 2132 * @rx_ring: ring to clean the resources from
1da177e4
LT		 2133 *
2134 * Free all receive software resources
2135 **/
2136
64798845
JP		 2137static void e1000_free_rx_resources(struct e1000_adapter *adapter,
2138 struct e1000_rx_ring *rx_ring)
1da177e4 2139{
1da177e4
LT		 2140 struct pci_dev *pdev = adapter->pdev;
2141
581d708e 2142 e1000_clean_rx_ring(adapter, rx_ring);
1da177e4
LT		 2143
2144 vfree(rx_ring->buffer_info);
2145 rx_ring->buffer_info = NULL;
2146
2147 pci_free_consistent(pdev, rx_ring->size, rx_ring->desc, rx_ring->dma);
2148
2149 rx_ring->desc = NULL;
2150}
2151
2152/**
581d708e 2153 * e1000_free_all_rx_resources - Free Rx Resources for All Queues
1da177e4 2154 * @adapter: board private structure
581d708e
MC		 2155 *
2156 * Free all receive software resources
2157 **/
2158
64798845 2159void e1000_free_all_rx_resources(struct e1000_adapter *adapter)
581d708e
MC		 2160{
2161 int i;
2162
f56799ea 2163 for (i = 0; i < adapter->num_rx_queues; i++)
581d708e
MC		 2164 e1000_free_rx_resources(adapter, &adapter->rx_ring[i]);
2165}
2166
2167/**
2168 * e1000_clean_rx_ring - Free Rx Buffers per Queue
2169 * @adapter: board private structure
2170 * @rx_ring: ring to free buffers from
1da177e4
LT		 2171 **/
2172
64798845
JP		 2173static void e1000_clean_rx_ring(struct e1000_adapter *adapter,
2174 struct e1000_rx_ring *rx_ring)
1da177e4 2175{
1dc32918 2176 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 2177 struct e1000_buffer *buffer_info;
2178 struct pci_dev *pdev = adapter->pdev;
2179 unsigned long size;
630b25cd 2180 unsigned int i;
1da177e4
LT		 2181
2182 /* Free all the Rx ring sk_buffs */
96838a40 2183 for (i = 0; i < rx_ring->count; i++) {
1da177e4 2184 buffer_info = &rx_ring->buffer_info[i];
96838a40 2185 if (buffer_info->skb) {
1da177e4
LT		 2186 pci_unmap_single(pdev,
2187 buffer_info->dma,
2188 buffer_info->length,
2189 PCI_DMA_FROMDEVICE);
2190
2191 dev_kfree_skb(buffer_info->skb);
2192 buffer_info->skb = NULL;
997f5cbd 2193 }
1da177e4
LT		 2194 }
2195
2196 size = sizeof(struct e1000_buffer) * rx_ring->count;
2197 memset(rx_ring->buffer_info, 0, size);
2198
2199 /* Zero out the descriptor ring */
2200
2201 memset(rx_ring->desc, 0, rx_ring->size);
2202
2203 rx_ring->next_to_clean = 0;
2204 rx_ring->next_to_use = 0;
2205
1dc32918
JP		 2206 writel(0, hw->hw_addr + rx_ring->rdh);
2207 writel(0, hw->hw_addr + rx_ring->rdt);
581d708e
MC		 2208}
2209
2210/**
2211 * e1000_clean_all_rx_rings - Free Rx Buffers for all queues
2212 * @adapter: board private structure
2213 **/
2214
64798845 2215static void e1000_clean_all_rx_rings(struct e1000_adapter *adapter)
581d708e
MC		 2216{
2217 int i;
2218
f56799ea 2219 for (i = 0; i < adapter->num_rx_queues; i++)
581d708e 2220 e1000_clean_rx_ring(adapter, &adapter->rx_ring[i]);
1da177e4
LT		 2221}
2222
2223/* The 82542 2.0 (revision 2) needs to have the receive unit in reset
2224 * and memory write and invalidate disabled for certain operations
2225 */
64798845 2226static void e1000_enter_82542_rst(struct e1000_adapter *adapter)
1da177e4 2227{
1dc32918 2228 struct e1000_hw *hw = &adapter->hw;
1da177e4 2229 struct net_device *netdev = adapter->netdev;
406874a7 2230 u32 rctl;
1da177e4 2231
1dc32918 2232 e1000_pci_clear_mwi(hw);
1da177e4 2233
1dc32918 2234 rctl = er32(RCTL);
1da177e4 2235 rctl |= E1000_RCTL_RST;
1dc32918
JP		 2236 ew32(RCTL, rctl);
2237 E1000_WRITE_FLUSH();
1da177e4
LT		 2238 mdelay(5);
2239
96838a40 2240 if (netif_running(netdev))
581d708e 2241 e1000_clean_all_rx_rings(adapter);
1da177e4
LT		 2242}
2243
64798845 2244static void e1000_leave_82542_rst(struct e1000_adapter *adapter)
1da177e4 2245{
1dc32918 2246 struct e1000_hw *hw = &adapter->hw;
1da177e4 2247 struct net_device *netdev = adapter->netdev;
406874a7 2248 u32 rctl;
1da177e4 2249
1dc32918 2250 rctl = er32(RCTL);
1da177e4 2251 rctl &= ~E1000_RCTL_RST;
1dc32918
JP		 2252 ew32(RCTL, rctl);
2253 E1000_WRITE_FLUSH();
1da177e4
LT		 2254 mdelay(5);
2255
1dc32918
JP		 2256 if (hw->pci_cmd_word & PCI_COMMAND_INVALIDATE)
2257 e1000_pci_set_mwi(hw);
1da177e4 2258
96838a40 2259 if (netif_running(netdev)) {
72d64a43
JK		 2260 /* No need to loop, because 82542 supports only 1 queue */
2261 struct e1000_rx_ring *ring = &adapter->rx_ring[0];
7c4d3367 2262 e1000_configure_rx(adapter);
72d64a43 2263 adapter->alloc_rx_buf(adapter, ring, E1000_DESC_UNUSED(ring));
1da177e4
LT		 2264 }
2265}
2266
2267/**
2268 * e1000_set_mac - Change the Ethernet Address of the NIC
2269 * @netdev: network interface device structure
2270 * @p: pointer to an address structure
2271 *
2272 * Returns 0 on success, negative on failure
2273 **/
2274
64798845 2275static int e1000_set_mac(struct net_device *netdev, void *p)
1da177e4 2276{
60490fe0 2277 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 2278 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 2279 struct sockaddr *addr = p;
2280
96838a40 2281 if (!is_valid_ether_addr(addr->sa_data))
1da177e4
LT		 2282 return -EADDRNOTAVAIL;
2283
2284 /* 82542 2.0 needs to be in reset to write receive address registers */
2285
1dc32918 2286 if (hw->mac_type == e1000_82542_rev2_0)
1da177e4
LT		 2287 e1000_enter_82542_rst(adapter);
2288
2289 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1dc32918 2290 memcpy(hw->mac_addr, addr->sa_data, netdev->addr_len);
1da177e4 2291
1dc32918 2292 e1000_rar_set(hw, hw->mac_addr, 0);
1da177e4 2293
868d5309
MC		 2294 /* With 82571 controllers, LAA may be overwritten (with the default)
2295 * due to controller reset from the other port. */
1dc32918 2296 if (hw->mac_type == e1000_82571) {
868d5309 2297 /* activate the work around */
1dc32918 2298 hw->laa_is_present = 1;
868d5309 2299
96838a40
JB		 2300 /* Hold a copy of the LAA in RAR[14] This is done so that
2301 * between the time RAR[0] gets clobbered and the time it
2302 * gets fixed (in e1000_watchdog), the actual LAA is in one
868d5309 2303 * of the RARs and no incoming packets directed to this port
96838a40 2304 * are dropped. Eventaully the LAA will be in RAR[0] and
868d5309 2305 * RAR[14] */
1dc32918 2306 e1000_rar_set(hw, hw->mac_addr,
868d5309
MC		 2307 E1000_RAR_ENTRIES - 1);
2308 }
2309
1dc32918 2310 if (hw->mac_type == e1000_82542_rev2_0)
1da177e4
LT		 2311 e1000_leave_82542_rst(adapter);
2312
2313 return 0;
2314}
2315
2316/**
db0ce50d 2317 * e1000_set_rx_mode - Secondary Unicast, Multicast and Promiscuous mode set
1da177e4
LT		 2318 * @netdev: network interface device structure
2319 *
db0ce50d
PM		 2320 * The set_rx_mode entry point is called whenever the unicast or multicast
2321 * address lists or the network interface flags are updated. This routine is
2322 * responsible for configuring the hardware for proper unicast, multicast,
1da177e4
LT		 2323 * promiscuous mode, and all-multi behavior.
2324 **/
2325
64798845 2326static void e1000_set_rx_mode(struct net_device *netdev)
1da177e4 2327{
60490fe0 2328 struct e1000_adapter *adapter = netdev_priv(netdev);
1da177e4 2329 struct e1000_hw *hw = &adapter->hw;
db0ce50d
PM		 2330 struct dev_addr_list *uc_ptr;
2331 struct dev_addr_list *mc_ptr;
406874a7
JP		 2332 u32 rctl;
2333 u32 hash_value;
868d5309 2334 int i, rar_entries = E1000_RAR_ENTRIES;
cd94dd0b
AK		 2335 int mta_reg_count = (hw->mac_type == e1000_ich8lan) ?
2336 E1000_NUM_MTA_REGISTERS_ICH8LAN :
2337 E1000_NUM_MTA_REGISTERS;
2338
1dc32918 2339 if (hw->mac_type == e1000_ich8lan)
cd94dd0b 2340 rar_entries = E1000_RAR_ENTRIES_ICH8LAN;
1da177e4 2341
868d5309 2342 /* reserve RAR[14] for LAA over-write work-around */
1dc32918 2343 if (hw->mac_type == e1000_82571)
868d5309 2344 rar_entries--;
1da177e4 2345
2648345f
MC		 2346 /* Check for Promiscuous and All Multicast modes */
2347
1dc32918 2348 rctl = er32(RCTL);
1da177e4 2349
96838a40 2350 if (netdev->flags & IFF_PROMISC) {
1da177e4 2351 rctl |= (E1000_RCTL_UPE | E1000_RCTL_MPE);
746b9f02 2352 rctl &= ~E1000_RCTL_VFE;
1da177e4 2353 } else {
746b9f02
PM		 2354 if (netdev->flags & IFF_ALLMULTI) {
2355 rctl |= E1000_RCTL_MPE;
2356 } else {
2357 rctl &= ~E1000_RCTL_MPE;
2358 }
78ed11a5 2359 if (adapter->hw.mac_type != e1000_ich8lan)
746b9f02 2360 rctl |= E1000_RCTL_VFE;
db0ce50d
PM		 2361 }
2362
2363 uc_ptr = NULL;
2364 if (netdev->uc_count > rar_entries - 1) {
2365 rctl |= E1000_RCTL_UPE;
2366 } else if (!(netdev->flags & IFF_PROMISC)) {
2367 rctl &= ~E1000_RCTL_UPE;
2368 uc_ptr = netdev->uc_list;
1da177e4
LT		 2369 }
2370
1dc32918 2371 ew32(RCTL, rctl);
1da177e4
LT		 2372
2373 /* 82542 2.0 needs to be in reset to write receive address registers */
2374
96838a40 2375 if (hw->mac_type == e1000_82542_rev2_0)
1da177e4
LT		 2376 e1000_enter_82542_rst(adapter);
2377
db0ce50d
PM		 2378 /* load the first 14 addresses into the exact filters 1-14. Unicast
2379 * addresses take precedence to avoid disabling unicast filtering
2380 * when possible.
2381 *
1da177e4
LT		 2382 * RAR 0 is used for the station MAC adddress
2383 * if there are not 14 addresses, go ahead and clear the filters
868d5309 2384 * -- with 82571 controllers only 0-13 entries are filled here
1da177e4
LT		 2385 */
2386 mc_ptr = netdev->mc_list;
2387
96838a40 2388 for (i = 1; i < rar_entries; i++) {
db0ce50d
PM		 2389 if (uc_ptr) {
2390 e1000_rar_set(hw, uc_ptr->da_addr, i);
2391 uc_ptr = uc_ptr->next;
2392 } else if (mc_ptr) {
2393 e1000_rar_set(hw, mc_ptr->da_addr, i);
1da177e4
LT		 2394 mc_ptr = mc_ptr->next;
2395 } else {
2396 E1000_WRITE_REG_ARRAY(hw, RA, i << 1, 0);
1dc32918 2397 E1000_WRITE_FLUSH();
1da177e4 2398 E1000_WRITE_REG_ARRAY(hw, RA, (i << 1) + 1, 0);
1dc32918 2399 E1000_WRITE_FLUSH();
1da177e4
LT		 2400 }
2401 }
db0ce50d 2402 WARN_ON(uc_ptr != NULL);
1da177e4
LT		 2403
2404 /* clear the old settings from the multicast hash table */
2405
cd94dd0b 2406 for (i = 0; i < mta_reg_count; i++) {
1da177e4 2407 E1000_WRITE_REG_ARRAY(hw, MTA, i, 0);
1dc32918 2408 E1000_WRITE_FLUSH();
4ca213a6 2409 }
1da177e4
LT		 2410
2411 /* load any remaining addresses into the hash table */
2412
96838a40 2413 for (; mc_ptr; mc_ptr = mc_ptr->next) {
db0ce50d 2414 hash_value = e1000_hash_mc_addr(hw, mc_ptr->da_addr);
1da177e4
LT		 2415 e1000_mta_set(hw, hash_value);
2416 }
2417
96838a40 2418 if (hw->mac_type == e1000_82542_rev2_0)
1da177e4 2419 e1000_leave_82542_rst(adapter);
1da177e4
LT		 2420}
2421
2422/* Need to wait a few seconds after link up to get diagnostic information from
2423 * the phy */
2424
64798845 2425static void e1000_update_phy_info(unsigned long data)
1da177e4 2426{
e982f17c 2427 struct e1000_adapter *adapter = (struct e1000_adapter *)data;
1dc32918
JP		 2428 struct e1000_hw *hw = &adapter->hw;
2429 e1000_phy_get_info(hw, &adapter->phy_info);
1da177e4
LT		 2430}
2431
2432/**
2433 * e1000_82547_tx_fifo_stall - Timer Call-back
2434 * @data: pointer to adapter cast into an unsigned long
2435 **/
2436
64798845 2437static void e1000_82547_tx_fifo_stall(unsigned long data)
1da177e4 2438{
e982f17c 2439 struct e1000_adapter *adapter = (struct e1000_adapter *)data;
1dc32918 2440 struct e1000_hw *hw = &adapter->hw;
1da177e4 2441 struct net_device *netdev = adapter->netdev;
406874a7 2442 u32 tctl;
1da177e4 2443
96838a40 2444 if (atomic_read(&adapter->tx_fifo_stall)) {
1dc32918
JP		 2445 if ((er32(TDT) == er32(TDH)) &&
2446 (er32(TDFT) == er32(TDFH)) &&
2447 (er32(TDFTS) == er32(TDFHS))) {
2448 tctl = er32(TCTL);
2449 ew32(TCTL, tctl & ~E1000_TCTL_EN);
2450 ew32(TDFT, adapter->tx_head_addr);
2451 ew32(TDFH, adapter->tx_head_addr);
2452 ew32(TDFTS, adapter->tx_head_addr);
2453 ew32(TDFHS, adapter->tx_head_addr);
2454 ew32(TCTL, tctl);
2455 E1000_WRITE_FLUSH();
1da177e4
LT		 2456
2457 adapter->tx_fifo_head = 0;
2458 atomic_set(&adapter->tx_fifo_stall, 0);
2459 netif_wake_queue(netdev);
2460 } else {
2461 mod_timer(&adapter->tx_fifo_stall_timer, jiffies + 1);
2462 }
2463 }
2464}
2465
2466/**
2467 * e1000_watchdog - Timer Call-back
2468 * @data: pointer to adapter cast into an unsigned long
2469 **/
64798845 2470static void e1000_watchdog(unsigned long data)
1da177e4 2471{
e982f17c 2472 struct e1000_adapter *adapter = (struct e1000_adapter *)data;
1dc32918 2473 struct e1000_hw *hw = &adapter->hw;
1da177e4 2474 struct net_device *netdev = adapter->netdev;
545c67c0 2475 struct e1000_tx_ring *txdr = adapter->tx_ring;
406874a7
JP		 2476 u32 link, tctl;
2477 s32 ret_val;
cd94dd0b 2478
1dc32918 2479 ret_val = e1000_check_for_link(hw);
cd94dd0b 2480 if ((ret_val == E1000_ERR_PHY) &&
1dc32918
JP		 2481 (hw->phy_type == e1000_phy_igp_3) &&
2482 (er32(CTRL) & E1000_PHY_CTRL_GBE_DISABLE)) {
cd94dd0b
AK		 2483 /* See e1000_kumeran_lock_loss_workaround() */
2484 DPRINTK(LINK, INFO,
2485 "Gigabit has been disabled, downgrading speed\n");
2486 }
90fb5135 2487
1dc32918
JP		 2488 if (hw->mac_type == e1000_82573) {
2489 e1000_enable_tx_pkt_filtering(hw);
2490 if (adapter->mng_vlan_id != hw->mng_cookie.vlan_id)
2d7edb92 2491 e1000_update_mng_vlan(adapter);
96838a40 2492 }
1da177e4 2493
1dc32918
JP		 2494 if ((hw->media_type == e1000_media_type_internal_serdes) &&
2495 !(er32(TXCW) & E1000_TXCW_ANE))
2496 link = !hw->serdes_link_down;
1da177e4 2497 else
1dc32918 2498 link = er32(STATUS) & E1000_STATUS_LU;
1da177e4 2499
96838a40
JB		 2500 if (link) {
2501 if (!netif_carrier_ok(netdev)) {
406874a7 2502 u32 ctrl;
c3033b01 2503 bool txb2b = true;
1dc32918 2504 e1000_get_speed_and_duplex(hw,
1da177e4
LT		 2505 &adapter->link_speed,
2506 &adapter->link_duplex);
2507
1dc32918 2508 ctrl = er32(CTRL);
b30c4d8f
JK		 2509 printk(KERN_INFO "e1000: %s NIC Link is Up %d Mbps %s, "
2510 "Flow Control: %s\n",
2511 netdev->name,
2512 adapter->link_speed,
2513 adapter->link_duplex == FULL_DUPLEX ?
9669f53b
AK		 2514 "Full Duplex" : "Half Duplex",
2515 ((ctrl & E1000_CTRL_TFCE) && (ctrl &
2516 E1000_CTRL_RFCE)) ? "RX/TX" : ((ctrl &
2517 E1000_CTRL_RFCE) ? "RX" : ((ctrl &
2518 E1000_CTRL_TFCE) ? "TX" : "None" )));
1da177e4 2519
7e6c9861
JK		 2520 /* tweak tx_queue_len according to speed/duplex
2521 * and adjust the timeout factor */
66a2b0a3
JK		 2522 netdev->tx_queue_len = adapter->tx_queue_len;
2523 adapter->tx_timeout_factor = 1;
7e6c9861
JK		 2524 switch (adapter->link_speed) {
2525 case SPEED_10:
c3033b01 2526 txb2b = false;
7e6c9861
JK		 2527 netdev->tx_queue_len = 10;
2528 adapter->tx_timeout_factor = 8;
2529 break;
2530 case SPEED_100:
c3033b01 2531 txb2b = false;
7e6c9861
JK		 2532 netdev->tx_queue_len = 100;
2533 /* maybe add some timeout factor ? */
2534 break;
2535 }
2536
1dc32918
JP		 2537 if ((hw->mac_type == e1000_82571 ||
2538 hw->mac_type == e1000_82572) &&
c3033b01 2539 !txb2b) {
406874a7 2540 u32 tarc0;
1dc32918 2541 tarc0 = er32(TARC0);
90fb5135 2542 tarc0 &= ~(1 << 21);
1dc32918 2543 ew32(TARC0, tarc0);
7e6c9861 2544 }
90fb5135 2545
7e6c9861
JK		 2546 /* disable TSO for pcie and 10/100 speeds, to avoid
2547 * some hardware issues */
2548 if (!adapter->tso_force &&
1dc32918 2549 hw->bus_type == e1000_bus_type_pci_express){
66a2b0a3
JK		 2550 switch (adapter->link_speed) {
2551 case SPEED_10:
66a2b0a3 2552 case SPEED_100:
7e6c9861
JK		 2553 DPRINTK(PROBE,INFO,
2554 "10/100 speed: disabling TSO\n");
2555 netdev->features &= ~NETIF_F_TSO;
87ca4e5b 2556 netdev->features &= ~NETIF_F_TSO6;
7e6c9861
JK		 2557 break;
2558 case SPEED_1000:
2559 netdev->features |= NETIF_F_TSO;
87ca4e5b 2560 netdev->features |= NETIF_F_TSO6;
7e6c9861
JK		 2561 break;
2562 default:
2563 /* oops */
66a2b0a3
JK		 2564 break;
2565 }
2566 }
7e6c9861
JK		 2567
2568 /* enable transmits in the hardware, need to do this
2569 * after setting TARC0 */
1dc32918 2570 tctl = er32(TCTL);
7e6c9861 2571 tctl |= E1000_TCTL_EN;
1dc32918 2572 ew32(TCTL, tctl);
66a2b0a3 2573
1da177e4
LT		 2574 netif_carrier_on(netdev);
2575 netif_wake_queue(netdev);
56e1393f 2576 mod_timer(&adapter->phy_info_timer, round_jiffies(jiffies + 2 * HZ));
1da177e4 2577 adapter->smartspeed = 0;
bb8e3311
JG		 2578 } else {
2579 /* make sure the receive unit is started */
1dc32918
JP		 2580 if (hw->rx_needs_kicking) {
2581 u32 rctl = er32(RCTL);
2582 ew32(RCTL, rctl | E1000_RCTL_EN);
bb8e3311 2583 }
1da177e4
LT		 2584 }
2585 } else {
96838a40 2586 if (netif_carrier_ok(netdev)) {
1da177e4
LT		 2587 adapter->link_speed = 0;
2588 adapter->link_duplex = 0;
b30c4d8f
JK		 2589 printk(KERN_INFO "e1000: %s NIC Link is Down\n",
2590 netdev->name);
1da177e4
LT		 2591 netif_carrier_off(netdev);
2592 netif_stop_queue(netdev);
56e1393f 2593 mod_timer(&adapter->phy_info_timer, round_jiffies(jiffies + 2 * HZ));
87041639
JK		 2594
2595 /* 80003ES2LAN workaround--
2596 * For packet buffer work-around on link down event;
2597 * disable receives in the ISR and
2598 * reset device here in the watchdog
2599 */
1dc32918 2600 if (hw->mac_type == e1000_80003es2lan)
87041639
JK		 2601 /* reset device */
2602 schedule_work(&adapter->reset_task);
1da177e4
LT		 2603 }
2604
2605 e1000_smartspeed(adapter);
2606 }
2607
2608 e1000_update_stats(adapter);
2609
1dc32918 2610 hw->tx_packet_delta = adapter->stats.tpt - adapter->tpt_old;
1da177e4 2611 adapter->tpt_old = adapter->stats.tpt;
1dc32918 2612 hw->collision_delta = adapter->stats.colc - adapter->colc_old;
1da177e4
LT		 2613 adapter->colc_old = adapter->stats.colc;
2614
2615 adapter->gorcl = adapter->stats.gorcl - adapter->gorcl_old;
2616 adapter->gorcl_old = adapter->stats.gorcl;
2617 adapter->gotcl = adapter->stats.gotcl - adapter->gotcl_old;
2618 adapter->gotcl_old = adapter->stats.gotcl;
2619
1dc32918 2620 e1000_update_adaptive(hw);
1da177e4 2621
f56799ea 2622 if (!netif_carrier_ok(netdev)) {
581d708e 2623 if (E1000_DESC_UNUSED(txdr) + 1 < txdr->count) {
1da177e4
LT		 2624 /* We've lost link, so the controller stops DMA,
2625 * but we've got queued Tx work that's never going
2626 * to get done, so reset controller to flush Tx.
2627 * (Do the reset outside of interrupt context). */
87041639
JK		 2628 adapter->tx_timeout_count++;
2629 schedule_work(&adapter->reset_task);
1da177e4
LT		 2630 }
2631 }
2632
1da177e4 2633 /* Cause software interrupt to ensure rx ring is cleaned */
1dc32918 2634 ew32(ICS, E1000_ICS_RXDMT0);
1da177e4 2635
2648345f 2636 /* Force detection of hung controller every watchdog period */
c3033b01 2637 adapter->detect_tx_hung = true;
1da177e4 2638
96838a40 2639 /* With 82571 controllers, LAA may be overwritten due to controller
868d5309 2640 * reset from the other port. Set the appropriate LAA in RAR[0] */
1dc32918
JP		 2641 if (hw->mac_type == e1000_82571 && hw->laa_is_present)
2642 e1000_rar_set(hw, hw->mac_addr, 0);
868d5309 2643
1da177e4 2644 /* Reset the timer */
56e1393f 2645 mod_timer(&adapter->watchdog_timer, round_jiffies(jiffies + 2 * HZ));
1da177e4
LT		 2646}
2647
835bb129
JB		 2648enum latency_range {
2649 lowest_latency = 0,
2650 low_latency = 1,
2651 bulk_latency = 2,
2652 latency_invalid = 255
2653};
2654
2655/**
2656 * e1000_update_itr - update the dynamic ITR value based on statistics
2657 * Stores a new ITR value based on packets and byte
2658 * counts during the last interrupt. The advantage of per interrupt
2659 * computation is faster updates and more accurate ITR for the current
2660 * traffic pattern. Constants in this function were computed
2661 * based on theoretical maximum wire speed and thresholds were set based
2662 * on testing data as well as attempting to minimize response time
2663 * while increasing bulk throughput.
2664 * this functionality is controlled by the InterruptThrottleRate module
2665 * parameter (see e1000_param.c)
2666 * @adapter: pointer to adapter
2667 * @itr_setting: current adapter->itr
2668 * @packets: the number of packets during this measurement interval
2669 * @bytes: the number of bytes during this measurement interval
2670 **/
2671static unsigned int e1000_update_itr(struct e1000_adapter *adapter,
64798845 2672 u16 itr_setting, int packets, int bytes)
835bb129
JB		 2673{
2674 unsigned int retval = itr_setting;
2675 struct e1000_hw *hw = &adapter->hw;
2676
2677 if (unlikely(hw->mac_type < e1000_82540))
2678 goto update_itr_done;
2679
2680 if (packets == 0)
2681 goto update_itr_done;
2682
835bb129
JB		 2683 switch (itr_setting) {
2684 case lowest_latency:
2b65326e
JB		 2685 /* jumbo frames get bulk treatment*/
2686 if (bytes/packets > 8000)
2687 retval = bulk_latency;
2688 else if ((packets < 5) && (bytes > 512))
835bb129
JB		 2689 retval = low_latency;
2690 break;
2691 case low_latency: /* 50 usec aka 20000 ints/s */
2692 if (bytes > 10000) {
2b65326e
JB		 2693 /* jumbo frames need bulk latency setting */
2694 if (bytes/packets > 8000)
2695 retval = bulk_latency;
2696 else if ((packets < 10) || ((bytes/packets) > 1200))
835bb129
JB		 2697 retval = bulk_latency;
2698 else if ((packets > 35))
2699 retval = lowest_latency;
2b65326e
JB		 2700 } else if (bytes/packets > 2000)
2701 retval = bulk_latency;
2702 else if (packets <= 2 && bytes < 512)
835bb129
JB		 2703 retval = lowest_latency;
2704 break;
2705 case bulk_latency: /* 250 usec aka 4000 ints/s */
2706 if (bytes > 25000) {
2707 if (packets > 35)
2708 retval = low_latency;
2b65326e
JB		 2709 } else if (bytes < 6000) {
2710 retval = low_latency;
835bb129
JB		 2711 }
2712 break;
2713 }
2714
2715update_itr_done:
2716 return retval;
2717}
2718
2719static void e1000_set_itr(struct e1000_adapter *adapter)
2720{
2721 struct e1000_hw *hw = &adapter->hw;
406874a7
JP		 2722 u16 current_itr;
2723 u32 new_itr = adapter->itr;
835bb129
JB		 2724
2725 if (unlikely(hw->mac_type < e1000_82540))
2726 return;
2727
2728 /* for non-gigabit speeds, just fix the interrupt rate at 4000 */
2729 if (unlikely(adapter->link_speed != SPEED_1000)) {
2730 current_itr = 0;
2731 new_itr = 4000;
2732 goto set_itr_now;
2733 }
2734
2735 adapter->tx_itr = e1000_update_itr(adapter,
2736 adapter->tx_itr,
2737 adapter->total_tx_packets,
2738 adapter->total_tx_bytes);
2b65326e
JB		 2739 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2740 if (adapter->itr_setting == 3 && adapter->tx_itr == lowest_latency)
2741 adapter->tx_itr = low_latency;
2742
835bb129
JB		 2743 adapter->rx_itr = e1000_update_itr(adapter,
2744 adapter->rx_itr,
2745 adapter->total_rx_packets,
2746 adapter->total_rx_bytes);
2b65326e
JB		 2747 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2748 if (adapter->itr_setting == 3 && adapter->rx_itr == lowest_latency)
2749 adapter->rx_itr = low_latency;
835bb129
JB		 2750
2751 current_itr = max(adapter->rx_itr, adapter->tx_itr);
2752
835bb129
JB		 2753 switch (current_itr) {
2754 /* counts and packets in update_itr are dependent on these numbers */
2755 case lowest_latency:
2756 new_itr = 70000;
2757 break;
2758 case low_latency:
2759 new_itr = 20000; /* aka hwitr = ~200 */
2760 break;
2761 case bulk_latency:
2762 new_itr = 4000;
2763 break;
2764 default:
2765 break;
2766 }
2767
2768set_itr_now:
2769 if (new_itr != adapter->itr) {
2770 /* this attempts to bias the interrupt rate towards Bulk
2771 * by adding intermediate steps when interrupt rate is
2772 * increasing */
2773 new_itr = new_itr > adapter->itr ?
2774 min(adapter->itr + (new_itr >> 2), new_itr) :
2775 new_itr;
2776 adapter->itr = new_itr;
1dc32918 2777 ew32(ITR, 1000000000 / (new_itr * 256));
835bb129
JB		 2778 }
2779
2780 return;
2781}
2782
1da177e4
LT		 2783#define E1000_TX_FLAGS_CSUM 0x00000001
2784#define E1000_TX_FLAGS_VLAN 0x00000002
2785#define E1000_TX_FLAGS_TSO 0x00000004
2d7edb92 2786#define E1000_TX_FLAGS_IPV4 0x00000008
1da177e4
LT		 2787#define E1000_TX_FLAGS_VLAN_MASK 0xffff0000
2788#define E1000_TX_FLAGS_VLAN_SHIFT 16
2789
64798845
JP		 2790static int e1000_tso(struct e1000_adapter *adapter,
2791 struct e1000_tx_ring *tx_ring, struct sk_buff *skb)
1da177e4 2792{
1da177e4 2793 struct e1000_context_desc *context_desc;
545c67c0 2794 struct e1000_buffer *buffer_info;
1da177e4 2795 unsigned int i;
406874a7
JP		 2796 u32 cmd_length = 0;
2797 u16 ipcse = 0, tucse, mss;
2798 u8 ipcss, ipcso, tucss, tucso, hdr_len;
1da177e4
LT		 2799 int err;
2800
89114afd 2801 if (skb_is_gso(skb)) {
1da177e4
LT		 2802 if (skb_header_cloned(skb)) {
2803 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
2804 if (err)
2805 return err;
2806 }
2807
ab6a5bb6 2808 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
7967168c 2809 mss = skb_shinfo(skb)->gso_size;
60828236 2810 if (skb->protocol == htons(ETH_P_IP)) {
eddc9ec5
ACM		 2811 struct iphdr *iph = ip_hdr(skb);
2812 iph->tot_len = 0;
2813 iph->check = 0;
aa8223c7
ACM		 2814 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
2815 iph->daddr, 0,
2816 IPPROTO_TCP,
2817 0);
2d7edb92 2818 cmd_length = E1000_TXD_CMD_IP;
ea2ae17d 2819 ipcse = skb_transport_offset(skb) - 1;
e15fdd03 2820 } else if (skb->protocol == htons(ETH_P_IPV6)) {
0660e03f 2821 ipv6_hdr(skb)->payload_len = 0;
aa8223c7 2822 tcp_hdr(skb)->check =
0660e03f
ACM		 2823 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
2824 &ipv6_hdr(skb)->daddr,
2825 0, IPPROTO_TCP, 0);
2d7edb92 2826 ipcse = 0;
2d7edb92 2827 }
bbe735e4 2828 ipcss = skb_network_offset(skb);
eddc9ec5 2829 ipcso = (void *)&(ip_hdr(skb)->check) - (void *)skb->data;
ea2ae17d 2830 tucss = skb_transport_offset(skb);
aa8223c7 2831 tucso = (void *)&(tcp_hdr(skb)->check) - (void *)skb->data;
1da177e4
LT		 2832 tucse = 0;
2833
2834 cmd_length |= (E1000_TXD_CMD_DEXT | E1000_TXD_CMD_TSE |
2d7edb92 2835 E1000_TXD_CMD_TCP | (skb->len - (hdr_len)));
1da177e4 2836
581d708e
MC		 2837 i = tx_ring->next_to_use;
2838 context_desc = E1000_CONTEXT_DESC(*tx_ring, i);
545c67c0 2839 buffer_info = &tx_ring->buffer_info[i];
1da177e4
LT		 2840
2841 context_desc->lower_setup.ip_fields.ipcss = ipcss;
2842 context_desc->lower_setup.ip_fields.ipcso = ipcso;
2843 context_desc->lower_setup.ip_fields.ipcse = cpu_to_le16(ipcse);
2844 context_desc->upper_setup.tcp_fields.tucss = tucss;
2845 context_desc->upper_setup.tcp_fields.tucso = tucso;
2846 context_desc->upper_setup.tcp_fields.tucse = cpu_to_le16(tucse);
2847 context_desc->tcp_seg_setup.fields.mss = cpu_to_le16(mss);
2848 context_desc->tcp_seg_setup.fields.hdr_len = hdr_len;
2849 context_desc->cmd_and_length = cpu_to_le32(cmd_length);
2850
545c67c0 2851 buffer_info->time_stamp = jiffies;
a9ebadd6 2852 buffer_info->next_to_watch = i;
545c67c0 2853
581d708e
MC		 2854 if (++i == tx_ring->count) i = 0;
2855 tx_ring->next_to_use = i;
1da177e4 2856
c3033b01 2857 return true;
1da177e4 2858 }
c3033b01 2859 return false;
1da177e4
LT		 2860}
2861
64798845
JP		 2862static bool e1000_tx_csum(struct e1000_adapter *adapter,
2863 struct e1000_tx_ring *tx_ring, struct sk_buff *skb)
1da177e4
LT		 2864{
2865 struct e1000_context_desc *context_desc;
545c67c0 2866 struct e1000_buffer *buffer_info;
1da177e4 2867 unsigned int i;
406874a7 2868 u8 css;
3ed30676 2869 u32 cmd_len = E1000_TXD_CMD_DEXT;
1da177e4 2870
3ed30676
DG		 2871 if (skb->ip_summed != CHECKSUM_PARTIAL)
2872 return false;
1da177e4 2873
3ed30676 2874 switch (skb->protocol) {
09640e63 2875 case cpu_to_be16(ETH_P_IP):
3ed30676
DG		 2876 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
2877 cmd_len |= E1000_TXD_CMD_TCP;
2878 break;
09640e63 2879 case cpu_to_be16(ETH_P_IPV6):
3ed30676
DG		 2880 /* XXX not handling all IPV6 headers */
2881 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
2882 cmd_len |= E1000_TXD_CMD_TCP;
2883 break;
2884 default:
2885 if (unlikely(net_ratelimit()))
2886 DPRINTK(DRV, WARNING,
2887 "checksum_partial proto=%x!\n", skb->protocol);
2888 break;
2889 }
1da177e4 2890
3ed30676 2891 css = skb_transport_offset(skb);
1da177e4 2892
3ed30676
DG		 2893 i = tx_ring->next_to_use;
2894 buffer_info = &tx_ring->buffer_info[i];
2895 context_desc = E1000_CONTEXT_DESC(*tx_ring, i);
545c67c0 2896
3ed30676
DG		 2897 context_desc->lower_setup.ip_config = 0;
2898 context_desc->upper_setup.tcp_fields.tucss = css;
2899 context_desc->upper_setup.tcp_fields.tucso =
2900 css + skb->csum_offset;
2901 context_desc->upper_setup.tcp_fields.tucse = 0;
2902 context_desc->tcp_seg_setup.data = 0;
2903 context_desc->cmd_and_length = cpu_to_le32(cmd_len);
1da177e4 2904
3ed30676
DG		 2905 buffer_info->time_stamp = jiffies;
2906 buffer_info->next_to_watch = i;
1da177e4 2907
3ed30676
DG		 2908 if (unlikely(++i == tx_ring->count)) i = 0;
2909 tx_ring->next_to_use = i;
2910
2911 return true;
1da177e4
LT		 2912}
2913
2914#define E1000_MAX_TXD_PWR 12
2915#define E1000_MAX_DATA_PER_TXD (1<<E1000_MAX_TXD_PWR)
2916
64798845
JP		 2917static int e1000_tx_map(struct e1000_adapter *adapter,
2918 struct e1000_tx_ring *tx_ring,
2919 struct sk_buff *skb, unsigned int first,
2920 unsigned int max_per_txd, unsigned int nr_frags,
2921 unsigned int mss)
1da177e4 2922{
1dc32918 2923 struct e1000_hw *hw = &adapter->hw;
37e73df8 2924 struct e1000_buffer *buffer_info;
d20b606c
JB		 2925 unsigned int len = skb_headlen(skb);
2926 unsigned int offset, size, count = 0, i;
1da177e4 2927 unsigned int f;
37e73df8 2928 dma_addr_t *map;
1da177e4
LT		 2929
2930 i = tx_ring->next_to_use;
2931
d20b606c
JB		 2932 if (skb_dma_map(&adapter->pdev->dev, skb, DMA_TO_DEVICE)) {
2933 dev_err(&adapter->pdev->dev, "TX DMA map failed\n");
37e73df8 2934 return 0;
d20b606c
JB		 2935 }
2936
37e73df8 2937 map = skb_shinfo(skb)->dma_maps;
d20b606c
JB		 2938 offset = 0;
2939
96838a40 2940 while (len) {
37e73df8 2941 buffer_info = &tx_ring->buffer_info[i];
1da177e4 2942 size = min(len, max_per_txd);
fd803241
JK		 2943 /* Workaround for Controller erratum --
2944 * descriptor for non-tso packet in a linear SKB that follows a
2945 * tso gets written back prematurely before the data is fully
0f15a8fa 2946 * DMA'd to the controller */
fd803241 2947 if (!skb->data_len && tx_ring->last_tx_tso &&
89114afd 2948 !skb_is_gso(skb)) {
fd803241
JK		 2949 tx_ring->last_tx_tso = 0;
2950 size -= 4;
2951 }
2952
1da177e4
LT		 2953 /* Workaround for premature desc write-backs
2954 * in TSO mode. Append 4-byte sentinel desc */
96838a40 2955 if (unlikely(mss && !nr_frags && size == len && size > 8))
1da177e4 2956 size -= 4;
97338bde
MC		 2957 /* work-around for errata 10 and it applies
2958 * to all controllers in PCI-X mode
2959 * The fix is to make sure that the first descriptor of a
2960 * packet is smaller than 2048 - 16 - 16 (or 2016) bytes
2961 */
1dc32918 2962 if (unlikely((hw->bus_type == e1000_bus_type_pcix) &&
97338bde
MC		 2963 (size > 2015) && count == 0))
2964 size = 2015;
96838a40 2965
1da177e4
LT		 2966 /* Workaround for potential 82544 hang in PCI-X. Avoid
2967 * terminating buffers within evenly-aligned dwords. */
96838a40 2968 if (unlikely(adapter->pcix_82544 &&
1da177e4
LT		 2969 !((unsigned long)(skb->data + offset + size - 1) & 4) &&
2970 size > 4))
2971 size -= 4;
2972
2973 buffer_info->length = size;
37e73df8 2974 buffer_info->dma = map[0] + offset;
1da177e4 2975 buffer_info->time_stamp = jiffies;
a9ebadd6 2976 buffer_info->next_to_watch = i;
1da177e4
LT		 2977
2978 len -= size;
2979 offset += size;
2980 count++;
37e73df8
AD		 2981 if (len) {
2982 i++;
2983 if (unlikely(i == tx_ring->count))
2984 i = 0;
2985 }
1da177e4
LT		 2986 }
2987
96838a40 2988 for (f = 0; f < nr_frags; f++) {
1da177e4
LT		 2989 struct skb_frag_struct *frag;
2990
2991 frag = &skb_shinfo(skb)->frags[f];
2992 len = frag->size;
d20b606c 2993 offset = 0;
1da177e4 2994
96838a40 2995 while (len) {
37e73df8
AD		 2996 i++;
2997 if (unlikely(i == tx_ring->count))
2998 i = 0;
2999
1da177e4
LT		 3000 buffer_info = &tx_ring->buffer_info[i];
3001 size = min(len, max_per_txd);
1da177e4
LT		 3002 /* Workaround for premature desc write-backs
3003 * in TSO mode. Append 4-byte sentinel desc */
96838a40 3004 if (unlikely(mss && f == (nr_frags-1) && size == len && size > 8))
1da177e4 3005 size -= 4;
1da177e4
LT		 3006 /* Workaround for potential 82544 hang in PCI-X.
3007 * Avoid terminating buffers within evenly-aligned
3008 * dwords. */
96838a40 3009 if (unlikely(adapter->pcix_82544 &&
1da177e4
LT		 3010 !((unsigned long)(frag->page+offset+size-1) & 4) &&
3011 size > 4))
3012 size -= 4;
3013
3014 buffer_info->length = size;
37e73df8 3015 buffer_info->dma = map[f + 1] + offset;
1da177e4 3016 buffer_info->time_stamp = jiffies;
a9ebadd6 3017 buffer_info->next_to_watch = i;
1da177e4
LT		 3018
3019 len -= size;
3020 offset += size;
3021 count++;
1da177e4
LT		 3022 }
3023 }
3024
1da177e4
LT		 3025 tx_ring->buffer_info[i].skb = skb;
3026 tx_ring->buffer_info[first].next_to_watch = i;
3027
3028 return count;
3029}
3030
64798845
JP		 3031static void e1000_tx_queue(struct e1000_adapter *adapter,
3032 struct e1000_tx_ring *tx_ring, int tx_flags,
3033 int count)
1da177e4 3034{
1dc32918 3035 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 3036 struct e1000_tx_desc *tx_desc = NULL;
3037 struct e1000_buffer *buffer_info;
406874a7 3038 u32 txd_upper = 0, txd_lower = E1000_TXD_CMD_IFCS;
1da177e4
LT		 3039 unsigned int i;
3040
96838a40 3041 if (likely(tx_flags & E1000_TX_FLAGS_TSO)) {
1da177e4
LT		 3042 txd_lower |= E1000_TXD_CMD_DEXT | E1000_TXD_DTYP_D |
3043 E1000_TXD_CMD_TSE;
2d7edb92
MC		 3044 txd_upper |= E1000_TXD_POPTS_TXSM << 8;
3045
96838a40 3046 if (likely(tx_flags & E1000_TX_FLAGS_IPV4))
2d7edb92 3047 txd_upper |= E1000_TXD_POPTS_IXSM << 8;
1da177e4
LT		 3048 }
3049
96838a40 3050 if (likely(tx_flags & E1000_TX_FLAGS_CSUM)) {
1da177e4
LT		 3051 txd_lower |= E1000_TXD_CMD_DEXT | E1000_TXD_DTYP_D;
3052 txd_upper |= E1000_TXD_POPTS_TXSM << 8;
3053 }
3054
96838a40 3055 if (unlikely(tx_flags & E1000_TX_FLAGS_VLAN)) {
1da177e4
LT		 3056 txd_lower |= E1000_TXD_CMD_VLE;
3057 txd_upper |= (tx_flags & E1000_TX_FLAGS_VLAN_MASK);
3058 }
3059
3060 i = tx_ring->next_to_use;
3061
96838a40 3062 while (count--) {
1da177e4
LT		 3063 buffer_info = &tx_ring->buffer_info[i];
3064 tx_desc = E1000_TX_DESC(*tx_ring, i);
3065 tx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
3066 tx_desc->lower.data =
3067 cpu_to_le32(txd_lower | buffer_info->length);
3068 tx_desc->upper.data = cpu_to_le32(txd_upper);
96838a40 3069 if (unlikely(++i == tx_ring->count)) i = 0;
1da177e4
LT		 3070 }
3071
3072 tx_desc->lower.data |= cpu_to_le32(adapter->txd_cmd);
3073
3074 /* Force memory writes to complete before letting h/w
3075 * know there are new descriptors to fetch. (Only
3076 * applicable for weak-ordered memory model archs,
3077 * such as IA-64). */
3078 wmb();
3079
3080 tx_ring->next_to_use = i;
1dc32918 3081 writel(i, hw->hw_addr + tx_ring->tdt);
2ce9047f
JB		 3082 /* we need this if more than one processor can write to our tail
3083 * at a time, it syncronizes IO on IA64/Altix systems */
3084 mmiowb();
1da177e4
LT		 3085}
3086
3087/**
3088 * 82547 workaround to avoid controller hang in half-duplex environment.
3089 * The workaround is to avoid queuing a large packet that would span
3090 * the internal Tx FIFO ring boundary by notifying the stack to resend
3091 * the packet at a later time. This gives the Tx FIFO an opportunity to
3092 * flush all packets. When that occurs, we reset the Tx FIFO pointers
3093 * to the beginning of the Tx FIFO.
3094 **/
3095
3096#define E1000_FIFO_HDR 0x10
3097#define E1000_82547_PAD_LEN 0x3E0
3098
64798845
JP		 3099static int e1000_82547_fifo_workaround(struct e1000_adapter *adapter,
3100 struct sk_buff *skb)
1da177e4 3101{
406874a7
JP		 3102 u32 fifo_space = adapter->tx_fifo_size - adapter->tx_fifo_head;
3103 u32 skb_fifo_len = skb->len + E1000_FIFO_HDR;
1da177e4 3104
9099cfb9 3105 skb_fifo_len = ALIGN(skb_fifo_len, E1000_FIFO_HDR);
1da177e4 3106
96838a40 3107 if (adapter->link_duplex != HALF_DUPLEX)
1da177e4
LT		 3108 goto no_fifo_stall_required;
3109
96838a40 3110 if (atomic_read(&adapter->tx_fifo_stall))
1da177e4
LT		 3111 return 1;
3112
96838a40 3113 if (skb_fifo_len >= (E1000_82547_PAD_LEN + fifo_space)) {
1da177e4
LT		 3114 atomic_set(&adapter->tx_fifo_stall, 1);
3115 return 1;
3116 }
3117
3118no_fifo_stall_required:
3119 adapter->tx_fifo_head += skb_fifo_len;
96838a40 3120 if (adapter->tx_fifo_head >= adapter->tx_fifo_size)
1da177e4
LT		 3121 adapter->tx_fifo_head -= adapter->tx_fifo_size;
3122 return 0;
3123}
3124
2d7edb92 3125#define MINIMUM_DHCP_PACKET_SIZE 282
64798845
JP		 3126static int e1000_transfer_dhcp_info(struct e1000_adapter *adapter,
3127 struct sk_buff *skb)
2d7edb92
MC		 3128{
3129 struct e1000_hw *hw = &adapter->hw;
406874a7 3130 u16 length, offset;
96838a40 3131 if (vlan_tx_tag_present(skb)) {
1dc32918
JP		 3132 if (!((vlan_tx_tag_get(skb) == hw->mng_cookie.vlan_id) &&
3133 ( hw->mng_cookie.status &
2d7edb92
MC		 3134 E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT)) )
3135 return 0;
3136 }
20a44028 3137 if (skb->len > MINIMUM_DHCP_PACKET_SIZE) {
e982f17c 3138 struct ethhdr *eth = (struct ethhdr *)skb->data;
96838a40
JB		 3139 if ((htons(ETH_P_IP) == eth->h_proto)) {
3140 const struct iphdr *ip =
406874a7 3141 (struct iphdr *)((u8 *)skb->data+14);
96838a40
JB		 3142 if (IPPROTO_UDP == ip->protocol) {
3143 struct udphdr *udp =
406874a7 3144 (struct udphdr *)((u8 *)ip +
2d7edb92 3145 (ip->ihl << 2));
96838a40 3146 if (ntohs(udp->dest) == 67) {
406874a7 3147 offset = (u8 *)udp + 8 - skb->data;
2d7edb92
MC		 3148 length = skb->len - offset;
3149
3150 return e1000_mng_write_dhcp_info(hw,
406874a7 3151 (u8 *)udp + 8,
2d7edb92
MC		 3152 length);
3153 }
3154 }
3155 }
3156 }
3157 return 0;
3158}
3159
65c7973f
JB		 3160static int __e1000_maybe_stop_tx(struct net_device *netdev, int size)
3161{
3162 struct e1000_adapter *adapter = netdev_priv(netdev);
3163 struct e1000_tx_ring *tx_ring = adapter->tx_ring;
3164
3165 netif_stop_queue(netdev);
3166 /* Herbert's original patch had:
3167 * smp_mb__after_netif_stop_queue();
3168 * but since that doesn't exist yet, just open code it. */
3169 smp_mb();
3170
3171 /* We need to check again in a case another CPU has just
3172 * made room available. */
3173 if (likely(E1000_DESC_UNUSED(tx_ring) < size))
3174 return -EBUSY;
3175
3176 /* A reprieve! */
3177 netif_start_queue(netdev);
fcfb1224 3178 ++adapter->restart_queue;
65c7973f
JB		 3179 return 0;
3180}
3181
3182static int e1000_maybe_stop_tx(struct net_device *netdev,
3183 struct e1000_tx_ring *tx_ring, int size)
3184{
3185 if (likely(E1000_DESC_UNUSED(tx_ring) >= size))
3186 return 0;
3187 return __e1000_maybe_stop_tx(netdev, size);
3188}
3189
1da177e4 3190#define TXD_USE_COUNT(S, X) (((S) >> (X)) + 1 )
64798845 3191static int e1000_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
1da177e4 3192{
60490fe0 3193 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 3194 struct e1000_hw *hw = &adapter->hw;
581d708e 3195 struct e1000_tx_ring *tx_ring;
1da177e4
LT		 3196 unsigned int first, max_per_txd = E1000_MAX_DATA_PER_TXD;
3197 unsigned int max_txd_pwr = E1000_MAX_TXD_PWR;
3198 unsigned int tx_flags = 0;
6d1e3aa7 3199 unsigned int len = skb->len - skb->data_len;
6d1e3aa7
KK		 3200 unsigned int nr_frags;
3201 unsigned int mss;
1da177e4 3202 int count = 0;
76c224bc 3203 int tso;
1da177e4 3204 unsigned int f;
1da177e4 3205
65c7973f
JB		 3206 /* This goes back to the question of how to logically map a tx queue
3207 * to a flow. Right now, performance is impacted slightly negatively
3208 * if using multiple tx queues. If the stack breaks away from a
3209 * single qdisc implementation, we can look at this again. */
581d708e 3210 tx_ring = adapter->tx_ring;
24025e4e 3211
581d708e 3212 if (unlikely(skb->len <= 0)) {
1da177e4
LT		 3213 dev_kfree_skb_any(skb);
3214 return NETDEV_TX_OK;
3215 }
3216
032fe6e9
JB		 3217 /* 82571 and newer doesn't need the workaround that limited descriptor
3218 * length to 4kB */
1dc32918 3219 if (hw->mac_type >= e1000_82571)
032fe6e9
JB		 3220 max_per_txd = 8192;
3221
7967168c 3222 mss = skb_shinfo(skb)->gso_size;
76c224bc 3223 /* The controller does a simple calculation to
1da177e4
LT		 3224 * make sure there is enough room in the FIFO before
3225 * initiating the DMA for each buffer. The calc is:
3226 * 4 = ceil(buffer len/mss). To make sure we don't
3227 * overrun the FIFO, adjust the max buffer len if mss
3228 * drops. */
96838a40 3229 if (mss) {
406874a7 3230 u8 hdr_len;
1da177e4
LT		 3231 max_per_txd = min(mss << 2, max_per_txd);
3232 max_txd_pwr = fls(max_per_txd) - 1;
9a3056da 3233
90fb5135
AK		 3234 /* TSO Workaround for 82571/2/3 Controllers -- if skb->data
3235 * points to just header, pull a few bytes of payload from
3236 * frags into skb->data */
ab6a5bb6 3237 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
6d1e3aa7 3238 if (skb->data_len && hdr_len == len) {
1dc32918 3239 switch (hw->mac_type) {
9f687888 3240 unsigned int pull_size;
683a2aa3
HX		 3241 case e1000_82544:
3242 /* Make sure we have room to chop off 4 bytes,
3243 * and that the end alignment will work out to
3244 * this hardware's requirements
3245 * NOTE: this is a TSO only workaround
3246 * if end byte alignment not correct move us
3247 * into the next dword */
27a884dc 3248 if ((unsigned long)(skb_tail_pointer(skb) - 1) & 4)
683a2aa3
HX		 3249 break;
3250 /* fall through */
9f687888
JK		 3251 case e1000_82571:
3252 case e1000_82572:
3253 case e1000_82573:
cd94dd0b 3254 case e1000_ich8lan:
9f687888
JK		 3255 pull_size = min((unsigned int)4, skb->data_len);
3256 if (!__pskb_pull_tail(skb, pull_size)) {
a5eafce2 3257 DPRINTK(DRV, ERR,
9f687888
JK		 3258 "__pskb_pull_tail failed.\n");
3259 dev_kfree_skb_any(skb);
749dfc70 3260 return NETDEV_TX_OK;
9f687888
JK		 3261 }
3262 len = skb->len - skb->data_len;
3263 break;
3264 default:
3265 /* do nothing */
3266 break;
d74bbd3b 3267 }
9a3056da 3268 }
1da177e4
LT		 3269 }
3270
9a3056da 3271 /* reserve a descriptor for the offload context */
84fa7933 3272 if ((mss) || (skb->ip_summed == CHECKSUM_PARTIAL))
1da177e4 3273 count++;
2648345f 3274 count++;
fd803241 3275
fd803241 3276 /* Controller Erratum workaround */
89114afd 3277 if (!skb->data_len && tx_ring->last_tx_tso && !skb_is_gso(skb))
fd803241 3278 count++;
fd803241 3279
1da177e4
LT		 3280 count += TXD_USE_COUNT(len, max_txd_pwr);
3281
96838a40 3282 if (adapter->pcix_82544)
1da177e4
LT		 3283 count++;
3284
96838a40 3285 /* work-around for errata 10 and it applies to all controllers
97338bde
MC		 3286 * in PCI-X mode, so add one more descriptor to the count
3287 */
1dc32918 3288 if (unlikely((hw->bus_type == e1000_bus_type_pcix) &&
97338bde
MC		 3289 (len > 2015)))
3290 count++;
3291
1da177e4 3292 nr_frags = skb_shinfo(skb)->nr_frags;
96838a40 3293 for (f = 0; f < nr_frags; f++)
1da177e4
LT		 3294 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size,
3295 max_txd_pwr);
96838a40 3296 if (adapter->pcix_82544)
1da177e4
LT		 3297 count += nr_frags;
3298
0f15a8fa 3299
1dc32918
JP		 3300 if (hw->tx_pkt_filtering &&
3301 (hw->mac_type == e1000_82573))
2d7edb92
MC		 3302 e1000_transfer_dhcp_info(adapter, skb);
3303
1da177e4
LT		 3304 /* need: count + 2 desc gap to keep tail from touching
3305 * head, otherwise try next time */
8017943e 3306 if (unlikely(e1000_maybe_stop_tx(netdev, tx_ring, count + 2)))
1da177e4 3307 return NETDEV_TX_BUSY;
1da177e4 3308
1dc32918 3309 if (unlikely(hw->mac_type == e1000_82547)) {
96838a40 3310 if (unlikely(e1000_82547_fifo_workaround(adapter, skb))) {
1da177e4 3311 netif_stop_queue(netdev);
1314bbf3 3312 mod_timer(&adapter->tx_fifo_stall_timer, jiffies + 1);
1da177e4
LT		 3313 return NETDEV_TX_BUSY;
3314 }
3315 }
3316
96838a40 3317 if (unlikely(adapter->vlgrp && vlan_tx_tag_present(skb))) {
1da177e4
LT		 3318 tx_flags |= E1000_TX_FLAGS_VLAN;
3319 tx_flags |= (vlan_tx_tag_get(skb) << E1000_TX_FLAGS_VLAN_SHIFT);
3320 }
3321
581d708e 3322 first = tx_ring->next_to_use;
96838a40 3323
581d708e 3324 tso = e1000_tso(adapter, tx_ring, skb);
1da177e4
LT		 3325 if (tso < 0) {
3326 dev_kfree_skb_any(skb);
3327 return NETDEV_TX_OK;
3328 }
3329
fd803241
JK		 3330 if (likely(tso)) {
3331 tx_ring->last_tx_tso = 1;
1da177e4 3332 tx_flags |= E1000_TX_FLAGS_TSO;
fd803241 3333 } else if (likely(e1000_tx_csum(adapter, tx_ring, skb)))
1da177e4
LT		 3334 tx_flags |= E1000_TX_FLAGS_CSUM;
3335
2d7edb92 3336 /* Old method was to assume IPv4 packet by default if TSO was enabled.
868d5309 3337 * 82571 hardware supports TSO capabilities for IPv6 as well...
2d7edb92 3338 * no longer assume, we must. */
60828236 3339 if (likely(skb->protocol == htons(ETH_P_IP)))
2d7edb92
MC		 3340 tx_flags |= E1000_TX_FLAGS_IPV4;
3341
37e73df8
AD		 3342 count = e1000_tx_map(adapter, tx_ring, skb, first, max_per_txd,
3343 nr_frags, mss);
1da177e4 3344
37e73df8
AD		 3345 if (count) {
3346 e1000_tx_queue(adapter, tx_ring, tx_flags, count);
3347 netdev->trans_start = jiffies;
3348 /* Make sure there is space in the ring for the next send. */
3349 e1000_maybe_stop_tx(netdev, tx_ring, MAX_SKB_FRAGS + 2);
1da177e4 3350
37e73df8
AD		 3351 } else {
3352 dev_kfree_skb_any(skb);
3353 tx_ring->buffer_info[first].time_stamp = 0;
3354 tx_ring->next_to_use = first;
3355 }
1da177e4 3356
1da177e4
LT		 3357 return NETDEV_TX_OK;
3358}
3359
3360/**
3361 * e1000_tx_timeout - Respond to a Tx Hang
3362 * @netdev: network interface device structure
3363 **/
3364
64798845 3365static void e1000_tx_timeout(struct net_device *netdev)
1da177e4 3366{
60490fe0 3367 struct e1000_adapter *adapter = netdev_priv(netdev);
1da177e4
LT		 3368
3369 /* Do the reset outside of interrupt context */
87041639
JK		 3370 adapter->tx_timeout_count++;
3371 schedule_work(&adapter->reset_task);
1da177e4
LT		 3372}
3373
64798845 3374static void e1000_reset_task(struct work_struct *work)
1da177e4 3375{
65f27f38
DH		 3376 struct e1000_adapter *adapter =
3377 container_of(work, struct e1000_adapter, reset_task);
1da177e4 3378
2db10a08 3379 e1000_reinit_locked(adapter);
1da177e4
LT		 3380}
3381
3382/**
3383 * e1000_get_stats - Get System Network Statistics
3384 * @netdev: network interface device structure
3385 *
3386 * Returns the address of the device statistics structure.
3387 * The statistics are actually updated from the timer callback.
3388 **/
3389
64798845 3390static struct net_device_stats *e1000_get_stats(struct net_device *netdev)
1da177e4 3391{
60490fe0 3392 struct e1000_adapter *adapter = netdev_priv(netdev);
1da177e4 3393
6b7660cd 3394 /* only return the current stats */
1da177e4
LT		 3395 return &adapter->net_stats;
3396}
3397
3398/**
3399 * e1000_change_mtu - Change the Maximum Transfer Unit
3400 * @netdev: network interface device structure
3401 * @new_mtu: new value for maximum frame size
3402 *
3403 * Returns 0 on success, negative on failure
3404 **/
3405
64798845 3406static int e1000_change_mtu(struct net_device *netdev, int new_mtu)
1da177e4 3407{
60490fe0 3408 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 3409 struct e1000_hw *hw = &adapter->hw;
1da177e4 3410 int max_frame = new_mtu + ENET_HEADER_SIZE + ETHERNET_FCS_SIZE;
406874a7 3411 u16 eeprom_data = 0;
1da177e4 3412
96838a40
JB		 3413 if ((max_frame < MINIMUM_ETHERNET_FRAME_SIZE) ||
3414 (max_frame > MAX_JUMBO_FRAME_SIZE)) {
3415 DPRINTK(PROBE, ERR, "Invalid MTU setting\n");
1da177e4 3416 return -EINVAL;
2d7edb92 3417 }
1da177e4 3418
997f5cbd 3419 /* Adapter-specific max frame size limits. */
1dc32918 3420 switch (hw->mac_type) {
9e2feace 3421 case e1000_undefined ... e1000_82542_rev2_1:
cd94dd0b 3422 case e1000_ich8lan:
997f5cbd
JK		 3423 if (max_frame > MAXIMUM_ETHERNET_FRAME_SIZE) {
3424 DPRINTK(PROBE, ERR, "Jumbo Frames not supported.\n");
2d7edb92 3425 return -EINVAL;
2d7edb92 3426 }
997f5cbd 3427 break;
85b22eb6 3428 case e1000_82573:
249d71d6
BA		 3429 /* Jumbo Frames not supported if:
3430 * - this is not an 82573L device
3431 * - ASPM is enabled in any way (0x1A bits 3:2) */
1dc32918 3432 e1000_read_eeprom(hw, EEPROM_INIT_3GIO_3, 1,
85b22eb6 3433 &eeprom_data);
1dc32918 3434 if ((hw->device_id != E1000_DEV_ID_82573L) ||
249d71d6 3435 (eeprom_data & EEPROM_WORD1A_ASPM_MASK)) {
85b22eb6
JK		 3436 if (max_frame > MAXIMUM_ETHERNET_FRAME_SIZE) {
3437 DPRINTK(PROBE, ERR,
3438 "Jumbo Frames not supported.\n");
3439 return -EINVAL;
3440 }
3441 break;
3442 }
249d71d6
BA		 3443 /* ERT will be enabled later to enable wire speed receives */
3444
85b22eb6 3445 /* fall through to get support */
997f5cbd
JK		 3446 case e1000_82571:
3447 case e1000_82572:
87041639 3448 case e1000_80003es2lan:
997f5cbd
JK		 3449#define MAX_STD_JUMBO_FRAME_SIZE 9234
3450 if (max_frame > MAX_STD_JUMBO_FRAME_SIZE) {
3451 DPRINTK(PROBE, ERR, "MTU > 9216 not supported.\n");
3452 return -EINVAL;
3453 }
3454 break;
3455 default:
3456 /* Capable of supporting up to MAX_JUMBO_FRAME_SIZE limit. */
3457 break;
1da177e4
LT		 3458 }
3459
87f5032e 3460 /* NOTE: netdev_alloc_skb reserves 16 bytes, and typically NET_IP_ALIGN
9e2feace
AK		 3461 * means we reserve 2 more, this pushes us to allocate from the next
3462 * larger slab size
3463 * i.e. RXBUFFER_2048 --> size-4096 slab */
3464
3465 if (max_frame <= E1000_RXBUFFER_256)
3466 adapter->rx_buffer_len = E1000_RXBUFFER_256;
3467 else if (max_frame <= E1000_RXBUFFER_512)
3468 adapter->rx_buffer_len = E1000_RXBUFFER_512;
3469 else if (max_frame <= E1000_RXBUFFER_1024)
3470 adapter->rx_buffer_len = E1000_RXBUFFER_1024;
3471 else if (max_frame <= E1000_RXBUFFER_2048)
3472 adapter->rx_buffer_len = E1000_RXBUFFER_2048;
3473 else if (max_frame <= E1000_RXBUFFER_4096)
3474 adapter->rx_buffer_len = E1000_RXBUFFER_4096;
3475 else if (max_frame <= E1000_RXBUFFER_8192)
3476 adapter->rx_buffer_len = E1000_RXBUFFER_8192;
3477 else if (max_frame <= E1000_RXBUFFER_16384)
3478 adapter->rx_buffer_len = E1000_RXBUFFER_16384;
3479
3480 /* adjust allocation if LPE protects us, and we aren't using SBP */
1dc32918 3481 if (!hw->tbi_compatibility_on &&
9e2feace
AK		 3482 ((max_frame == MAXIMUM_ETHERNET_FRAME_SIZE) ||
3483 (max_frame == MAXIMUM_ETHERNET_VLAN_SIZE)))
3484 adapter->rx_buffer_len = MAXIMUM_ETHERNET_VLAN_SIZE;
997f5cbd 3485
2d7edb92 3486 netdev->mtu = new_mtu;
1dc32918 3487 hw->max_frame_size = max_frame;
2d7edb92 3488
2db10a08
AK		 3489 if (netif_running(netdev))
3490 e1000_reinit_locked(adapter);
1da177e4 3491
1da177e4
LT		 3492 return 0;
3493}
3494
3495/**
3496 * e1000_update_stats - Update the board statistics counters
3497 * @adapter: board private structure
3498 **/
3499
64798845 3500void e1000_update_stats(struct e1000_adapter *adapter)
1da177e4
LT		 3501{
3502 struct e1000_hw *hw = &adapter->hw;
282f33c9 3503 struct pci_dev *pdev = adapter->pdev;
1da177e4 3504 unsigned long flags;
406874a7 3505 u16 phy_tmp;
1da177e4
LT		 3506
3507#define PHY_IDLE_ERROR_COUNT_MASK 0x00FF
3508
282f33c9
LV		 3509 /*
3510 * Prevent stats update while adapter is being reset, or if the pci
3511 * connection is down.
3512 */
9026729b 3513 if (adapter->link_speed == 0)
282f33c9 3514 return;
81b1955e 3515 if (pci_channel_offline(pdev))
9026729b
AK		 3516 return;
3517
1da177e4
LT		 3518 spin_lock_irqsave(&adapter->stats_lock, flags);
3519
828d055f 3520 /* these counters are modified from e1000_tbi_adjust_stats,
1da177e4
LT		 3521 * called from the interrupt context, so they must only
3522 * be written while holding adapter->stats_lock
3523 */
3524
1dc32918
JP		 3525 adapter->stats.crcerrs += er32(CRCERRS);
3526 adapter->stats.gprc += er32(GPRC);
3527 adapter->stats.gorcl += er32(GORCL);
3528 adapter->stats.gorch += er32(GORCH);
3529 adapter->stats.bprc += er32(BPRC);
3530 adapter->stats.mprc += er32(MPRC);
3531 adapter->stats.roc += er32(ROC);
3532
3533 if (hw->mac_type != e1000_ich8lan) {
3534 adapter->stats.prc64 += er32(PRC64);
3535 adapter->stats.prc127 += er32(PRC127);
3536 adapter->stats.prc255 += er32(PRC255);
3537 adapter->stats.prc511 += er32(PRC511);
3538 adapter->stats.prc1023 += er32(PRC1023);
3539 adapter->stats.prc1522 += er32(PRC1522);
3540 }
3541
3542 adapter->stats.symerrs += er32(SYMERRS);
3543 adapter->stats.mpc += er32(MPC);
3544 adapter->stats.scc += er32(SCC);
3545 adapter->stats.ecol += er32(ECOL);
3546 adapter->stats.mcc += er32(MCC);
3547 adapter->stats.latecol += er32(LATECOL);
3548 adapter->stats.dc += er32(DC);
3549 adapter->stats.sec += er32(SEC);
3550 adapter->stats.rlec += er32(RLEC);
3551 adapter->stats.xonrxc += er32(XONRXC);
3552 adapter->stats.xontxc += er32(XONTXC);
3553 adapter->stats.xoffrxc += er32(XOFFRXC);
3554 adapter->stats.xofftxc += er32(XOFFTXC);
3555 adapter->stats.fcruc += er32(FCRUC);
3556 adapter->stats.gptc += er32(GPTC);
3557 adapter->stats.gotcl += er32(GOTCL);
3558 adapter->stats.gotch += er32(GOTCH);
3559 adapter->stats.rnbc += er32(RNBC);
3560 adapter->stats.ruc += er32(RUC);
3561 adapter->stats.rfc += er32(RFC);
3562 adapter->stats.rjc += er32(RJC);
3563 adapter->stats.torl += er32(TORL);
3564 adapter->stats.torh += er32(TORH);
3565 adapter->stats.totl += er32(TOTL);
3566 adapter->stats.toth += er32(TOTH);
3567 adapter->stats.tpr += er32(TPR);
3568
3569 if (hw->mac_type != e1000_ich8lan) {
3570 adapter->stats.ptc64 += er32(PTC64);
3571 adapter->stats.ptc127 += er32(PTC127);
3572 adapter->stats.ptc255 += er32(PTC255);
3573 adapter->stats.ptc511 += er32(PTC511);
3574 adapter->stats.ptc1023 += er32(PTC1023);
3575 adapter->stats.ptc1522 += er32(PTC1522);
3576 }
3577
3578 adapter->stats.mptc += er32(MPTC);
3579 adapter->stats.bptc += er32(BPTC);
1da177e4
LT		 3580
3581 /* used for adaptive IFS */
3582
1dc32918 3583 hw->tx_packet_delta = er32(TPT);
1da177e4 3584 adapter->stats.tpt += hw->tx_packet_delta;
1dc32918 3585 hw->collision_delta = er32(COLC);
1da177e4
LT		 3586 adapter->stats.colc += hw->collision_delta;
3587
96838a40 3588 if (hw->mac_type >= e1000_82543) {
1dc32918
JP		 3589 adapter->stats.algnerrc += er32(ALGNERRC);
3590 adapter->stats.rxerrc += er32(RXERRC);
3591 adapter->stats.tncrs += er32(TNCRS);
3592 adapter->stats.cexterr += er32(CEXTERR);
3593 adapter->stats.tsctc += er32(TSCTC);
3594 adapter->stats.tsctfc += er32(TSCTFC);
1da177e4 3595 }
96838a40 3596 if (hw->mac_type > e1000_82547_rev_2) {
1dc32918
JP		 3597 adapter->stats.iac += er32(IAC);
3598 adapter->stats.icrxoc += er32(ICRXOC);
3599
3600 if (hw->mac_type != e1000_ich8lan) {
3601 adapter->stats.icrxptc += er32(ICRXPTC);
3602 adapter->stats.icrxatc += er32(ICRXATC);
3603 adapter->stats.ictxptc += er32(ICTXPTC);
3604 adapter->stats.ictxatc += er32(ICTXATC);
3605 adapter->stats.ictxqec += er32(ICTXQEC);
3606 adapter->stats.ictxqmtc += er32(ICTXQMTC);
3607 adapter->stats.icrxdmtc += er32(ICRXDMTC);
cd94dd0b 3608 }
2d7edb92 3609 }
1da177e4
LT		 3610
3611 /* Fill out the OS statistics structure */
1da177e4
LT		 3612 adapter->net_stats.multicast = adapter->stats.mprc;
3613 adapter->net_stats.collisions = adapter->stats.colc;
3614
3615 /* Rx Errors */
3616
87041639
JK		 3617 /* RLEC on some newer hardware can be incorrect so build
3618 * our own version based on RUC and ROC */
1da177e4
LT		 3619 adapter->net_stats.rx_errors = adapter->stats.rxerrc +
3620 adapter->stats.crcerrs + adapter->stats.algnerrc +
87041639
JK		 3621 adapter->stats.ruc + adapter->stats.roc +
3622 adapter->stats.cexterr;
49559854
MW		 3623 adapter->stats.rlerrc = adapter->stats.ruc + adapter->stats.roc;
3624 adapter->net_stats.rx_length_errors = adapter->stats.rlerrc;
1da177e4
LT		 3625 adapter->net_stats.rx_crc_errors = adapter->stats.crcerrs;
3626 adapter->net_stats.rx_frame_errors = adapter->stats.algnerrc;
1da177e4
LT		 3627 adapter->net_stats.rx_missed_errors = adapter->stats.mpc;
3628
3629 /* Tx Errors */
49559854
MW		 3630 adapter->stats.txerrc = adapter->stats.ecol + adapter->stats.latecol;
3631 adapter->net_stats.tx_errors = adapter->stats.txerrc;
1da177e4
LT		 3632 adapter->net_stats.tx_aborted_errors = adapter->stats.ecol;
3633 adapter->net_stats.tx_window_errors = adapter->stats.latecol;
3634 adapter->net_stats.tx_carrier_errors = adapter->stats.tncrs;
1dc32918 3635 if (hw->bad_tx_carr_stats_fd &&
167fb284
JG		 3636 adapter->link_duplex == FULL_DUPLEX) {
3637 adapter->net_stats.tx_carrier_errors = 0;
3638 adapter->stats.tncrs = 0;
3639 }
1da177e4
LT		 3640
3641 /* Tx Dropped needs to be maintained elsewhere */
3642
3643 /* Phy Stats */
96838a40
JB		 3644 if (hw->media_type == e1000_media_type_copper) {
3645 if ((adapter->link_speed == SPEED_1000) &&
1da177e4
LT		 3646 (!e1000_read_phy_reg(hw, PHY_1000T_STATUS, &phy_tmp))) {
3647 phy_tmp &= PHY_IDLE_ERROR_COUNT_MASK;
3648 adapter->phy_stats.idle_errors += phy_tmp;
3649 }
3650
96838a40 3651 if ((hw->mac_type <= e1000_82546) &&
1da177e4
LT		 3652 (hw->phy_type == e1000_phy_m88) &&
3653 !e1000_read_phy_reg(hw, M88E1000_RX_ERR_CNTR, &phy_tmp))
3654 adapter->phy_stats.receive_errors += phy_tmp;
3655 }
3656
15e376b4 3657 /* Management Stats */
1dc32918
JP		 3658 if (hw->has_smbus) {
3659 adapter->stats.mgptc += er32(MGTPTC);
3660 adapter->stats.mgprc += er32(MGTPRC);
3661 adapter->stats.mgpdc += er32(MGTPDC);
15e376b4
JG		 3662 }
3663
1da177e4
LT		 3664 spin_unlock_irqrestore(&adapter->stats_lock, flags);
3665}
9ac98284
JB		 3666
3667/**
3668 * e1000_intr_msi - Interrupt Handler
3669 * @irq: interrupt number
3670 * @data: pointer to a network interface device structure
3671 **/
3672
64798845 3673static irqreturn_t e1000_intr_msi(int irq, void *data)
9ac98284
JB		 3674{
3675 struct net_device *netdev = data;
3676 struct e1000_adapter *adapter = netdev_priv(netdev);
3677 struct e1000_hw *hw = &adapter->hw;
1dc32918 3678 u32 icr = er32(ICR);
9ac98284 3679
9150b76a
JB		 3680 /* in NAPI mode read ICR disables interrupts using IAM */
3681
b5fc8f0c
JB		 3682 if (icr & (E1000_ICR_RXSEQ | E1000_ICR_LSC)) {
3683 hw->get_link_status = 1;
3684 /* 80003ES2LAN workaround-- For packet buffer work-around on
3685 * link down event; disable receives here in the ISR and reset
3686 * adapter in watchdog */
3687 if (netif_carrier_ok(netdev) &&
1dc32918 3688 (hw->mac_type == e1000_80003es2lan)) {
b5fc8f0c 3689 /* disable receives */
1dc32918
JP		 3690 u32 rctl = er32(RCTL);
3691 ew32(RCTL, rctl & ~E1000_RCTL_EN);
9ac98284 3692 }
b5fc8f0c
JB		 3693 /* guard against interrupt when we're going down */
3694 if (!test_bit(__E1000_DOWN, &adapter->flags))
3695 mod_timer(&adapter->watchdog_timer, jiffies + 1);
9ac98284
JB		 3696 }
3697
288379f0 3698 if (likely(napi_schedule_prep(&adapter->napi))) {
835bb129
JB		 3699 adapter->total_tx_bytes = 0;
3700 adapter->total_tx_packets = 0;
3701 adapter->total_rx_bytes = 0;
3702 adapter->total_rx_packets = 0;
288379f0 3703 __napi_schedule(&adapter->napi);
835bb129 3704 } else
9ac98284 3705 e1000_irq_enable(adapter);
9ac98284
JB		 3706
3707 return IRQ_HANDLED;
3708}
1da177e4
LT		 3709
3710/**
3711 * e1000_intr - Interrupt Handler
3712 * @irq: interrupt number
3713 * @data: pointer to a network interface device structure
1da177e4
LT		 3714 **/
3715
64798845 3716static irqreturn_t e1000_intr(int irq, void *data)
1da177e4
LT		 3717{
3718 struct net_device *netdev = data;
60490fe0 3719 struct e1000_adapter *adapter = netdev_priv(netdev);
1da177e4 3720 struct e1000_hw *hw = &adapter->hw;
1dc32918 3721 u32 rctl, icr = er32(ICR);
c3570acb 3722
15b2bee2 3723 if (unlikely((!icr) || test_bit(__E1000_RESETTING, &adapter->flags)))
835bb129
JB		 3724 return IRQ_NONE; /* Not our interrupt */
3725
835bb129
JB		 3726 /* IMS will not auto-mask if INT_ASSERTED is not set, and if it is
3727 * not set, then the adapter didn't send an interrupt */
3728 if (unlikely(hw->mac_type >= e1000_82571 &&
3729 !(icr & E1000_ICR_INT_ASSERTED)))
3730 return IRQ_NONE;
3731
9150b76a
JB		 3732 /* Interrupt Auto-Mask...upon reading ICR, interrupts are masked. No
3733 * need for the IMC write */
1da177e4 3734
96838a40 3735 if (unlikely(icr & (E1000_ICR_RXSEQ | E1000_ICR_LSC))) {
1da177e4 3736 hw->get_link_status = 1;
87041639
JK		 3737 /* 80003ES2LAN workaround--
3738 * For packet buffer work-around on link down event;
3739 * disable receives here in the ISR and
3740 * reset adapter in watchdog
3741 */
3742 if (netif_carrier_ok(netdev) &&
1dc32918 3743 (hw->mac_type == e1000_80003es2lan)) {
87041639 3744 /* disable receives */
1dc32918
JP		 3745 rctl = er32(RCTL);
3746 ew32(RCTL, rctl & ~E1000_RCTL_EN);
87041639 3747 }
1314bbf3
AK		 3748 /* guard against interrupt when we're going down */
3749 if (!test_bit(__E1000_DOWN, &adapter->flags))
3750 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1da177e4
LT		 3751 }
3752
1e613fd9 3753 if (unlikely(hw->mac_type < e1000_82571)) {
835bb129 3754 /* disable interrupts, without the synchronize_irq bit */
1dc32918
JP		 3755 ew32(IMC, ~0);
3756 E1000_WRITE_FLUSH();
1e613fd9 3757 }
288379f0 3758 if (likely(napi_schedule_prep(&adapter->napi))) {
835bb129
JB		 3759 adapter->total_tx_bytes = 0;
3760 adapter->total_tx_packets = 0;
3761 adapter->total_rx_bytes = 0;
3762 adapter->total_rx_packets = 0;
288379f0 3763 __napi_schedule(&adapter->napi);
a6c42322 3764 } else {
90fb5135
AK		 3765 /* this really should not happen! if it does it is basically a
3766 * bug, but not a hard error, so enable ints and continue */
a6c42322
JB		 3767 if (!test_bit(__E1000_DOWN, &adapter->flags))
3768 e1000_irq_enable(adapter);
3769 }
1da177e4 3770
1da177e4
LT		 3771 return IRQ_HANDLED;
3772}
3773
1da177e4
LT		 3774/**
3775 * e1000_clean - NAPI Rx polling callback
3776 * @adapter: board private structure
3777 **/
64798845 3778static int e1000_clean(struct napi_struct *napi, int budget)
1da177e4 3779{
bea3348e
SH		 3780 struct e1000_adapter *adapter = container_of(napi, struct e1000_adapter, napi);
3781 struct net_device *poll_dev = adapter->netdev;
d2c7ddd6 3782 int tx_cleaned = 0, work_done = 0;
581d708e 3783
4cf1653a 3784 adapter = netdev_priv(poll_dev);
581d708e 3785
8017943e 3786 tx_cleaned = e1000_clean_tx_irq(adapter, &adapter->tx_ring[0]);
581d708e 3787
d3d9e484 3788 adapter->clean_rx(adapter, &adapter->rx_ring[0],
bea3348e 3789 &work_done, budget);
96838a40 3790
ccfb342c 3791 if (!tx_cleaned)
d2c7ddd6
DM		 3792 work_done = budget;
3793
53e52c72
DM		 3794 /* If budget not fully consumed, exit the polling mode */
3795 if (work_done < budget) {
835bb129
JB		 3796 if (likely(adapter->itr_setting & 3))
3797 e1000_set_itr(adapter);
288379f0 3798 napi_complete(napi);
a6c42322
JB		 3799 if (!test_bit(__E1000_DOWN, &adapter->flags))
3800 e1000_irq_enable(adapter);
1da177e4
LT		 3801 }
3802
bea3348e 3803 return work_done;
1da177e4
LT		 3804}
3805
1da177e4
LT		 3806/**
3807 * e1000_clean_tx_irq - Reclaim resources after transmit completes
3808 * @adapter: board private structure
3809 **/
64798845
JP		 3810static bool e1000_clean_tx_irq(struct e1000_adapter *adapter,
3811 struct e1000_tx_ring *tx_ring)
1da177e4 3812{
1dc32918 3813 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 3814 struct net_device *netdev = adapter->netdev;
3815 struct e1000_tx_desc *tx_desc, *eop_desc;
3816 struct e1000_buffer *buffer_info;
3817 unsigned int i, eop;
2a1af5d7 3818 unsigned int count = 0;
ccfb342c 3819 bool cleaned;
835bb129 3820 unsigned int total_tx_bytes=0, total_tx_packets=0;
1da177e4
LT		 3821
3822 i = tx_ring->next_to_clean;
3823 eop = tx_ring->buffer_info[i].next_to_watch;
3824 eop_desc = E1000_TX_DESC(*tx_ring, eop);
3825
ccfb342c
AD		 3826 while ((eop_desc->upper.data & cpu_to_le32(E1000_TXD_STAT_DD)) &&
3827 (count < tx_ring->count)) {
3828 for (cleaned = false; !cleaned; count++) {
1da177e4
LT		 3829 tx_desc = E1000_TX_DESC(*tx_ring, i);
3830 buffer_info = &tx_ring->buffer_info[i];
3831 cleaned = (i == eop);
3832
835bb129 3833 if (cleaned) {
2b65326e 3834 struct sk_buff *skb = buffer_info->skb;
7753b171
JB		 3835 unsigned int segs, bytecount;
3836 segs = skb_shinfo(skb)->gso_segs ?: 1;
3837 /* multiply data chunks by size of headers */
3838 bytecount = ((segs - 1) * skb_headlen(skb)) +
3839 skb->len;
2b65326e 3840 total_tx_packets += segs;
7753b171 3841 total_tx_bytes += bytecount;
835bb129 3842 }
fd803241 3843 e1000_unmap_and_free_tx_resource(adapter, buffer_info);
a9ebadd6 3844 tx_desc->upper.data = 0;
1da177e4 3845
96838a40 3846 if (unlikely(++i == tx_ring->count)) i = 0;
1da177e4 3847 }
581d708e 3848
1da177e4
LT		 3849 eop = tx_ring->buffer_info[i].next_to_watch;
3850 eop_desc = E1000_TX_DESC(*tx_ring, eop);
3851 }
3852
3853 tx_ring->next_to_clean = i;
3854
77b2aad5 3855#define TX_WAKE_THRESHOLD 32
65c7973f
JB		 3856 if (unlikely(cleaned && netif_carrier_ok(netdev) &&
3857 E1000_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD)) {
3858 /* Make sure that anybody stopping the queue after this
3859 * sees the new next_to_clean.
3860 */
3861 smp_mb();
fcfb1224 3862 if (netif_queue_stopped(netdev)) {
77b2aad5 3863 netif_wake_queue(netdev);
fcfb1224
JB		 3864 ++adapter->restart_queue;
3865 }
77b2aad5 3866 }
2648345f 3867
581d708e 3868 if (adapter->detect_tx_hung) {
2648345f 3869 /* Detect a transmit hang in hardware, this serializes the
1da177e4 3870 * check with the clearing of time_stamp and movement of i */
c3033b01 3871 adapter->detect_tx_hung = false;
ccfb342c
AD		 3872 if (tx_ring->buffer_info[i].time_stamp &&
3873 time_after(jiffies, tx_ring->buffer_info[i].time_stamp +
7e6c9861 3874 (adapter->tx_timeout_factor * HZ))
1dc32918 3875 && !(er32(STATUS) & E1000_STATUS_TXOFF)) {
70b8f1e1
MC		 3876
3877 /* detected Tx unit hang */
c6963ef5 3878 DPRINTK(DRV, ERR, "Detected Tx Unit Hang\n"
7bfa4816 3879 " Tx Queue <%lu>\n"
70b8f1e1
MC		 3880 " TDH <%x>\n"
3881 " TDT <%x>\n"
3882 " next_to_use <%x>\n"
3883 " next_to_clean <%x>\n"
3884 "buffer_info[next_to_clean]\n"
70b8f1e1
MC		 3885 " time_stamp <%lx>\n"
3886 " next_to_watch <%x>\n"
3887 " jiffies <%lx>\n"
3888 " next_to_watch.status <%x>\n",
7bfa4816
JK		 3889 (unsigned long)((tx_ring - adapter->tx_ring) /
3890 sizeof(struct e1000_tx_ring)),
1dc32918
JP		 3891 readl(hw->hw_addr + tx_ring->tdh),
3892 readl(hw->hw_addr + tx_ring->tdt),
70b8f1e1 3893 tx_ring->next_to_use,
392137fa 3894 tx_ring->next_to_clean,
ccfb342c 3895 tx_ring->buffer_info[i].time_stamp,
70b8f1e1
MC		 3896 eop,
3897 jiffies,
3898 eop_desc->upper.fields.status);
1da177e4 3899 netif_stop_queue(netdev);
70b8f1e1 3900 }
1da177e4 3901 }
835bb129
JB		 3902 adapter->total_tx_bytes += total_tx_bytes;
3903 adapter->total_tx_packets += total_tx_packets;
ef90e4ec
AK		 3904 adapter->net_stats.tx_bytes += total_tx_bytes;
3905 adapter->net_stats.tx_packets += total_tx_packets;
ccfb342c 3906 return (count < tx_ring->count);
1da177e4
LT		 3907}
3908
3909/**
3910 * e1000_rx_checksum - Receive Checksum Offload for 82543
2d7edb92
MC		 3911 * @adapter: board private structure
3912 * @status_err: receive descriptor status and error fields
3913 * @csum: receive descriptor csum field
3914 * @sk_buff: socket buffer with received data
1da177e4
LT		 3915 **/
3916
64798845
JP		 3917static void e1000_rx_checksum(struct e1000_adapter *adapter, u32 status_err,
3918 u32 csum, struct sk_buff *skb)
1da177e4 3919{
1dc32918 3920 struct e1000_hw *hw = &adapter->hw;
406874a7
JP		 3921 u16 status = (u16)status_err;
3922 u8 errors = (u8)(status_err >> 24);
2d7edb92
MC		 3923 skb->ip_summed = CHECKSUM_NONE;
3924
1da177e4 3925 /* 82543 or newer only */
1dc32918 3926 if (unlikely(hw->mac_type < e1000_82543)) return;
1da177e4 3927 /* Ignore Checksum bit is set */
96838a40 3928 if (unlikely(status & E1000_RXD_STAT_IXSM)) return;
2d7edb92 3929 /* TCP/UDP checksum error bit is set */
96838a40 3930 if (unlikely(errors & E1000_RXD_ERR_TCPE)) {
1da177e4 3931 /* let the stack verify checksum errors */
1da177e4 3932 adapter->hw_csum_err++;
2d7edb92
MC		 3933 return;
3934 }
3935 /* TCP/UDP Checksum has not been calculated */
1dc32918 3936 if (hw->mac_type <= e1000_82547_rev_2) {
96838a40 3937 if (!(status & E1000_RXD_STAT_TCPCS))
2d7edb92 3938 return;
1da177e4 3939 } else {
96838a40 3940 if (!(status & (E1000_RXD_STAT_TCPCS | E1000_RXD_STAT_UDPCS)))
2d7edb92
MC		 3941 return;
3942 }
3943 /* It must be a TCP or UDP packet with a valid checksum */
3944 if (likely(status & E1000_RXD_STAT_TCPCS)) {
1da177e4
LT		 3945 /* TCP checksum is good */
3946 skb->ip_summed = CHECKSUM_UNNECESSARY;
1dc32918 3947 } else if (hw->mac_type > e1000_82547_rev_2) {
2d7edb92
MC		 3948 /* IP fragment with UDP payload */
3949 /* Hardware complements the payload checksum, so we undo it
3950 * and then put the value in host order for further stack use.
3951 */
3e18826c
AV		 3952 __sum16 sum = (__force __sum16)htons(csum);
3953 skb->csum = csum_unfold(~sum);
84fa7933 3954 skb->ip_summed = CHECKSUM_COMPLETE;
1da177e4 3955 }
2d7edb92 3956 adapter->hw_csum_good++;
1da177e4
LT		 3957}
3958
3959/**
2d7edb92 3960 * e1000_clean_rx_irq - Send received data up the network stack; legacy
1da177e4
LT		 3961 * @adapter: board private structure
3962 **/
64798845
JP		 3963static bool e1000_clean_rx_irq(struct e1000_adapter *adapter,
3964 struct e1000_rx_ring *rx_ring,
3965 int *work_done, int work_to_do)
1da177e4 3966{
1dc32918 3967 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 3968 struct net_device *netdev = adapter->netdev;
3969 struct pci_dev *pdev = adapter->pdev;
86c3d59f
JB		 3970 struct e1000_rx_desc *rx_desc, *next_rxd;
3971 struct e1000_buffer *buffer_info, *next_buffer;
1da177e4 3972 unsigned long flags;
406874a7
JP		 3973 u32 length;
3974 u8 last_byte;
1da177e4 3975 unsigned int i;
72d64a43 3976 int cleaned_count = 0;
c3033b01 3977 bool cleaned = false;
835bb129 3978 unsigned int total_rx_bytes=0, total_rx_packets=0;
1da177e4
LT		 3979
3980 i = rx_ring->next_to_clean;
3981 rx_desc = E1000_RX_DESC(*rx_ring, i);
b92ff8ee 3982 buffer_info = &rx_ring->buffer_info[i];
1da177e4 3983
b92ff8ee 3984 while (rx_desc->status & E1000_RXD_STAT_DD) {
24f476ee 3985 struct sk_buff *skb;
a292ca6e 3986 u8 status;
90fb5135 3987
96838a40 3988 if (*work_done >= work_to_do)
1da177e4
LT		 3989 break;
3990 (*work_done)++;
c3570acb 3991
a292ca6e 3992 status = rx_desc->status;
b92ff8ee 3993 skb = buffer_info->skb;
86c3d59f
JB		 3994 buffer_info->skb = NULL;
3995
30320be8
JK		 3996 prefetch(skb->data - NET_IP_ALIGN);
3997
86c3d59f
JB		 3998 if (++i == rx_ring->count) i = 0;
3999 next_rxd = E1000_RX_DESC(*rx_ring, i);
30320be8
JK		 4000 prefetch(next_rxd);
4001
86c3d59f 4002 next_buffer = &rx_ring->buffer_info[i];
86c3d59f 4003
c3033b01 4004 cleaned = true;
72d64a43 4005 cleaned_count++;
a292ca6e
JK		 4006 pci_unmap_single(pdev,
4007 buffer_info->dma,
4008 buffer_info->length,
1da177e4
LT		 4009 PCI_DMA_FROMDEVICE);
4010
1da177e4
LT		 4011 length = le16_to_cpu(rx_desc->length);
4012
a1415ee6
JK		 4013 if (unlikely(!(status & E1000_RXD_STAT_EOP))) {
4014 /* All receives must fit into a single buffer */
4015 E1000_DBG("%s: Receive packet consumed multiple"
4016 " buffers\n", netdev->name);
864c4e45 4017 /* recycle */
8fc897b0 4018 buffer_info->skb = skb;
1da177e4
LT		 4019 goto next_desc;
4020 }
4021
96838a40 4022 if (unlikely(rx_desc->errors & E1000_RXD_ERR_FRAME_ERR_MASK)) {
1da177e4 4023 last_byte = *(skb->data + length - 1);
1dc32918
JP		 4024 if (TBI_ACCEPT(hw, status, rx_desc->errors, length,
4025 last_byte)) {
1da177e4 4026 spin_lock_irqsave(&adapter->stats_lock, flags);
1dc32918 4027 e1000_tbi_adjust_stats(hw, &adapter->stats,
1da177e4
LT		 4028 length, skb->data);
4029 spin_unlock_irqrestore(&adapter->stats_lock,
4030 flags);
4031 length--;
4032 } else {
9e2feace
AK		 4033 /* recycle */
4034 buffer_info->skb = skb;
1da177e4
LT		 4035 goto next_desc;
4036 }
1cb5821f 4037 }
1da177e4 4038
d2a1e213
JB		 4039 /* adjust length to remove Ethernet CRC, this must be
4040 * done after the TBI_ACCEPT workaround above */
4041 length -= 4;
4042
835bb129
JB		 4043 /* probably a little skewed due to removing CRC */
4044 total_rx_bytes += length;
4045 total_rx_packets++;
4046
a292ca6e
JK		 4047 /* code added for copybreak, this should improve
4048 * performance for small packets with large amounts
4049 * of reassembly being done in the stack */
1f753861 4050 if (length < copybreak) {
a292ca6e 4051 struct sk_buff *new_skb =
87f5032e 4052 netdev_alloc_skb(netdev, length + NET_IP_ALIGN);
a292ca6e
JK		 4053 if (new_skb) {
4054 skb_reserve(new_skb, NET_IP_ALIGN);
27d7ff46
ACM		 4055 skb_copy_to_linear_data_offset(new_skb,
4056 -NET_IP_ALIGN,
4057 (skb->data -
4058 NET_IP_ALIGN),
4059 (length +
4060 NET_IP_ALIGN));
a292ca6e
JK		 4061 /* save the skb in buffer_info as good */
4062 buffer_info->skb = skb;
4063 skb = new_skb;
a292ca6e 4064 }
996695de
AK		 4065 /* else just continue with the old one */
4066 }
a292ca6e 4067 /* end copybreak code */
996695de 4068 skb_put(skb, length);
1da177e4
LT		 4069
4070 /* Receive Checksum Offload */
a292ca6e 4071 e1000_rx_checksum(adapter,
406874a7
JP		 4072 (u32)(status) |
4073 ((u32)(rx_desc->errors) << 24),
c3d7a3a4 4074 le16_to_cpu(rx_desc->csum), skb);
96838a40 4075
1da177e4 4076 skb->protocol = eth_type_trans(skb, netdev);
c3570acb 4077
96838a40 4078 if (unlikely(adapter->vlgrp &&
a292ca6e 4079 (status & E1000_RXD_STAT_VP))) {
1da177e4 4080 vlan_hwaccel_receive_skb(skb, adapter->vlgrp,
38b22195 4081 le16_to_cpu(rx_desc->special));
1da177e4
LT		 4082 } else {
4083 netif_receive_skb(skb);
4084 }
c3570acb 4085
1da177e4
LT		 4086next_desc:
4087 rx_desc->status = 0;
1da177e4 4088
72d64a43
JK		 4089 /* return some buffers to hardware, one at a time is too slow */
4090 if (unlikely(cleaned_count >= E1000_RX_BUFFER_WRITE)) {
4091 adapter->alloc_rx_buf(adapter, rx_ring, cleaned_count);
4092 cleaned_count = 0;
4093 }
4094
30320be8 4095 /* use prefetched values */
86c3d59f
JB		 4096 rx_desc = next_rxd;
4097 buffer_info = next_buffer;
1da177e4 4098 }
1da177e4 4099 rx_ring->next_to_clean = i;
72d64a43
JK		 4100
4101 cleaned_count = E1000_DESC_UNUSED(rx_ring);
4102 if (cleaned_count)
4103 adapter->alloc_rx_buf(adapter, rx_ring, cleaned_count);
2d7edb92 4104
835bb129
JB		 4105 adapter->total_rx_packets += total_rx_packets;
4106 adapter->total_rx_bytes += total_rx_bytes;
ef90e4ec
AK		 4107 adapter->net_stats.rx_bytes += total_rx_bytes;
4108 adapter->net_stats.rx_packets += total_rx_packets;
2d7edb92
MC		 4109 return cleaned;
4110}
4111
1da177e4 4112/**
2d7edb92 4113 * e1000_alloc_rx_buffers - Replace used receive buffers; legacy & extended
1da177e4
LT		 4114 * @adapter: address of board private structure
4115 **/
4116
64798845
JP		 4117static void e1000_alloc_rx_buffers(struct e1000_adapter *adapter,
4118 struct e1000_rx_ring *rx_ring,
4119 int cleaned_count)
1da177e4 4120{
1dc32918 4121 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 4122 struct net_device *netdev = adapter->netdev;
4123 struct pci_dev *pdev = adapter->pdev;
4124 struct e1000_rx_desc *rx_desc;
4125 struct e1000_buffer *buffer_info;
4126 struct sk_buff *skb;
2648345f
MC		 4127 unsigned int i;
4128 unsigned int bufsz = adapter->rx_buffer_len + NET_IP_ALIGN;
1da177e4
LT		 4129
4130 i = rx_ring->next_to_use;
4131 buffer_info = &rx_ring->buffer_info[i];
4132
a292ca6e 4133 while (cleaned_count--) {
ca6f7224
CH		 4134 skb = buffer_info->skb;
4135 if (skb) {
a292ca6e
JK		 4136 skb_trim(skb, 0);
4137 goto map_skb;
4138 }
4139
ca6f7224 4140 skb = netdev_alloc_skb(netdev, bufsz);
96838a40 4141 if (unlikely(!skb)) {
1da177e4 4142 /* Better luck next round */
72d64a43 4143 adapter->alloc_rx_buff_failed++;
1da177e4
LT		 4144 break;
4145 }
4146
2648345f 4147 /* Fix for errata 23, can't cross 64kB boundary */
1da177e4
LT		 4148 if (!e1000_check_64k_bound(adapter, skb->data, bufsz)) {
4149 struct sk_buff *oldskb = skb;
2648345f
MC		 4150 DPRINTK(RX_ERR, ERR, "skb align check failed: %u bytes "
4151 "at %p\n", bufsz, skb->data);
4152 /* Try again, without freeing the previous */
87f5032e 4153 skb = netdev_alloc_skb(netdev, bufsz);
2648345f 4154 /* Failed allocation, critical failure */
1da177e4
LT		 4155 if (!skb) {
4156 dev_kfree_skb(oldskb);
4157 break;
4158 }
2648345f 4159
1da177e4
LT		 4160 if (!e1000_check_64k_bound(adapter, skb->data, bufsz)) {
4161 /* give up */
4162 dev_kfree_skb(skb);
4163 dev_kfree_skb(oldskb);
4164 break; /* while !buffer_info->skb */
1da177e4 4165 }
ca6f7224
CH		 4166
4167 /* Use new allocation */
4168 dev_kfree_skb(oldskb);
1da177e4 4169 }
1da177e4
LT		 4170 /* Make buffer alignment 2 beyond a 16 byte boundary
4171 * this will result in a 16 byte aligned IP header after
4172 * the 14 byte MAC header is removed
4173 */
4174 skb_reserve(skb, NET_IP_ALIGN);
4175
1da177e4
LT		 4176 buffer_info->skb = skb;
4177 buffer_info->length = adapter->rx_buffer_len;
a292ca6e 4178map_skb:
1da177e4
LT		 4179 buffer_info->dma = pci_map_single(pdev,
4180 skb->data,
4181 adapter->rx_buffer_len,
4182 PCI_DMA_FROMDEVICE);
4183
2648345f
MC		 4184 /* Fix for errata 23, can't cross 64kB boundary */
4185 if (!e1000_check_64k_bound(adapter,
4186 (void *)(unsigned long)buffer_info->dma,
4187 adapter->rx_buffer_len)) {
4188 DPRINTK(RX_ERR, ERR,
4189 "dma align check failed: %u bytes at %p\n",
4190 adapter->rx_buffer_len,
4191 (void *)(unsigned long)buffer_info->dma);
1da177e4
LT		 4192 dev_kfree_skb(skb);
4193 buffer_info->skb = NULL;
4194
2648345f 4195 pci_unmap_single(pdev, buffer_info->dma,
1da177e4
LT		 4196 adapter->rx_buffer_len,
4197 PCI_DMA_FROMDEVICE);
4198
4199 break; /* while !buffer_info->skb */
4200 }
1da177e4
LT		 4201 rx_desc = E1000_RX_DESC(*rx_ring, i);
4202 rx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
4203
96838a40
JB		 4204 if (unlikely(++i == rx_ring->count))
4205 i = 0;
1da177e4
LT		 4206 buffer_info = &rx_ring->buffer_info[i];
4207 }
4208
b92ff8ee
JB		 4209 if (likely(rx_ring->next_to_use != i)) {
4210 rx_ring->next_to_use = i;
4211 if (unlikely(i-- == 0))
4212 i = (rx_ring->count - 1);
4213
4214 /* Force memory writes to complete before letting h/w
4215 * know there are new descriptors to fetch. (Only
4216 * applicable for weak-ordered memory model archs,
4217 * such as IA-64). */
4218 wmb();
1dc32918 4219 writel(i, hw->hw_addr + rx_ring->rdt);
b92ff8ee 4220 }
1da177e4
LT		 4221}
4222
4223/**
4224 * e1000_smartspeed - Workaround for SmartSpeed on 82541 and 82547 controllers.
4225 * @adapter:
4226 **/
4227
64798845 4228static void e1000_smartspeed(struct e1000_adapter *adapter)
1da177e4 4229{
1dc32918 4230 struct e1000_hw *hw = &adapter->hw;
406874a7
JP		 4231 u16 phy_status;
4232 u16 phy_ctrl;
1da177e4 4233
1dc32918
JP		 4234 if ((hw->phy_type != e1000_phy_igp) || !hw->autoneg ||
4235 !(hw->autoneg_advertised & ADVERTISE_1000_FULL))
1da177e4
LT		 4236 return;
4237
96838a40 4238 if (adapter->smartspeed == 0) {
1da177e4
LT		 4239 /* If Master/Slave config fault is asserted twice,
4240 * we assume back-to-back */
1dc32918 4241 e1000_read_phy_reg(hw, PHY_1000T_STATUS, &phy_status);
96838a40 4242 if (!(phy_status & SR_1000T_MS_CONFIG_FAULT)) return;
1dc32918 4243 e1000_read_phy_reg(hw, PHY_1000T_STATUS, &phy_status);
96838a40 4244 if (!(phy_status & SR_1000T_MS_CONFIG_FAULT)) return;
1dc32918 4245 e1000_read_phy_reg(hw, PHY_1000T_CTRL, &phy_ctrl);
96838a40 4246 if (phy_ctrl & CR_1000T_MS_ENABLE) {
1da177e4 4247 phy_ctrl &= ~CR_1000T_MS_ENABLE;
1dc32918 4248 e1000_write_phy_reg(hw, PHY_1000T_CTRL,
1da177e4
LT		 4249 phy_ctrl);
4250 adapter->smartspeed++;
1dc32918
JP		 4251 if (!e1000_phy_setup_autoneg(hw) &&
4252 !e1000_read_phy_reg(hw, PHY_CTRL,
1da177e4
LT		 4253 &phy_ctrl)) {
4254 phy_ctrl |= (MII_CR_AUTO_NEG_EN |
4255 MII_CR_RESTART_AUTO_NEG);
1dc32918 4256 e1000_write_phy_reg(hw, PHY_CTRL,
1da177e4
LT		 4257 phy_ctrl);
4258 }
4259 }
4260 return;
96838a40 4261 } else if (adapter->smartspeed == E1000_SMARTSPEED_DOWNSHIFT) {
1da177e4 4262 /* If still no link, perhaps using 2/3 pair cable */
1dc32918 4263 e1000_read_phy_reg(hw, PHY_1000T_CTRL, &phy_ctrl);
1da177e4 4264 phy_ctrl |= CR_1000T_MS_ENABLE;
1dc32918
JP		 4265 e1000_write_phy_reg(hw, PHY_1000T_CTRL, phy_ctrl);
4266 if (!e1000_phy_setup_autoneg(hw) &&
4267 !e1000_read_phy_reg(hw, PHY_CTRL, &phy_ctrl)) {
1da177e4
LT		 4268 phy_ctrl |= (MII_CR_AUTO_NEG_EN |
4269 MII_CR_RESTART_AUTO_NEG);
1dc32918 4270 e1000_write_phy_reg(hw, PHY_CTRL, phy_ctrl);
1da177e4
LT		 4271 }
4272 }
4273 /* Restart process after E1000_SMARTSPEED_MAX iterations */
96838a40 4274 if (adapter->smartspeed++ == E1000_SMARTSPEED_MAX)
1da177e4
LT		 4275 adapter->smartspeed = 0;
4276}
4277
4278/**
4279 * e1000_ioctl -
4280 * @netdev:
4281 * @ifreq:
4282 * @cmd:
4283 **/
4284
64798845 4285static int e1000_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
1da177e4
LT		 4286{
4287 switch (cmd) {
4288 case SIOCGMIIPHY:
4289 case SIOCGMIIREG:
4290 case SIOCSMIIREG:
4291 return e1000_mii_ioctl(netdev, ifr, cmd);
4292 default:
4293 return -EOPNOTSUPP;
4294 }
4295}
4296
4297/**
4298 * e1000_mii_ioctl -
4299 * @netdev:
4300 * @ifreq:
4301 * @cmd:
4302 **/
4303
64798845
JP		 4304static int e1000_mii_ioctl(struct net_device *netdev, struct ifreq *ifr,
4305 int cmd)
1da177e4 4306{
60490fe0 4307 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4308 struct e1000_hw *hw = &adapter->hw;
1da177e4
LT		 4309 struct mii_ioctl_data *data = if_mii(ifr);
4310 int retval;
406874a7
JP		 4311 u16 mii_reg;
4312 u16 spddplx;
97876fc6 4313 unsigned long flags;
1da177e4 4314
1dc32918 4315 if (hw->media_type != e1000_media_type_copper)
1da177e4
LT		 4316 return -EOPNOTSUPP;
4317
4318 switch (cmd) {
4319 case SIOCGMIIPHY:
1dc32918 4320 data->phy_id = hw->phy_addr;
1da177e4
LT		 4321 break;
4322 case SIOCGMIIREG:
96838a40 4323 if (!capable(CAP_NET_ADMIN))
1da177e4 4324 return -EPERM;
97876fc6 4325 spin_lock_irqsave(&adapter->stats_lock, flags);
1dc32918 4326 if (e1000_read_phy_reg(hw, data->reg_num & 0x1F,
97876fc6
MC		 4327 &data->val_out)) {
4328 spin_unlock_irqrestore(&adapter->stats_lock, flags);
1da177e4 4329 return -EIO;
97876fc6
MC		 4330 }
4331 spin_unlock_irqrestore(&adapter->stats_lock, flags);
1da177e4
LT		 4332 break;
4333 case SIOCSMIIREG:
96838a40 4334 if (!capable(CAP_NET_ADMIN))
1da177e4 4335 return -EPERM;
96838a40 4336 if (data->reg_num & ~(0x1F))
1da177e4
LT		 4337 return -EFAULT;
4338 mii_reg = data->val_in;
97876fc6 4339 spin_lock_irqsave(&adapter->stats_lock, flags);
1dc32918 4340 if (e1000_write_phy_reg(hw, data->reg_num,
97876fc6
MC		 4341 mii_reg)) {
4342 spin_unlock_irqrestore(&adapter->stats_lock, flags);
1da177e4 4343 return -EIO;
97876fc6 4344 }
f0163ac4 4345 spin_unlock_irqrestore(&adapter->stats_lock, flags);
1dc32918 4346 if (hw->media_type == e1000_media_type_copper) {
1da177e4
LT		 4347 switch (data->reg_num) {
4348 case PHY_CTRL:
96838a40 4349 if (mii_reg & MII_CR_POWER_DOWN)
1da177e4 4350 break;
96838a40 4351 if (mii_reg & MII_CR_AUTO_NEG_EN) {
1dc32918
JP		 4352 hw->autoneg = 1;
4353 hw->autoneg_advertised = 0x2F;
1da177e4
LT		 4354 } else {
4355 if (mii_reg & 0x40)
4356 spddplx = SPEED_1000;
4357 else if (mii_reg & 0x2000)
4358 spddplx = SPEED_100;
4359 else
4360 spddplx = SPEED_10;
4361 spddplx += (mii_reg & 0x100)
cb764326
JK		 4362 ? DUPLEX_FULL :
4363 DUPLEX_HALF;
1da177e4
LT		 4364 retval = e1000_set_spd_dplx(adapter,
4365 spddplx);
f0163ac4 4366 if (retval)
1da177e4
LT		 4367 return retval;
4368 }
2db10a08
AK		 4369 if (netif_running(adapter->netdev))
4370 e1000_reinit_locked(adapter);
4371 else
1da177e4
LT		 4372 e1000_reset(adapter);
4373 break;
4374 case M88E1000_PHY_SPEC_CTRL:
4375 case M88E1000_EXT_PHY_SPEC_CTRL:
1dc32918 4376 if (e1000_phy_reset(hw))
1da177e4
LT		 4377 return -EIO;
4378 break;
4379 }
4380 } else {
4381 switch (data->reg_num) {
4382 case PHY_CTRL:
96838a40 4383 if (mii_reg & MII_CR_POWER_DOWN)
1da177e4 4384 break;
2db10a08
AK		 4385 if (netif_running(adapter->netdev))
4386 e1000_reinit_locked(adapter);
4387 else
1da177e4
LT		 4388 e1000_reset(adapter);
4389 break;
4390 }
4391 }
4392 break;
4393 default:
4394 return -EOPNOTSUPP;
4395 }
4396 return E1000_SUCCESS;
4397}
4398
64798845 4399void e1000_pci_set_mwi(struct e1000_hw *hw)
1da177e4
LT		 4400{
4401 struct e1000_adapter *adapter = hw->back;
2648345f 4402 int ret_val = pci_set_mwi(adapter->pdev);
1da177e4 4403
96838a40 4404 if (ret_val)
2648345f 4405 DPRINTK(PROBE, ERR, "Error in setting MWI\n");
1da177e4
LT		 4406}
4407
64798845 4408void e1000_pci_clear_mwi(struct e1000_hw *hw)
1da177e4
LT		 4409{
4410 struct e1000_adapter *adapter = hw->back;
4411
4412 pci_clear_mwi(adapter->pdev);
4413}
4414
64798845 4415int e1000_pcix_get_mmrbc(struct e1000_hw *hw)
007755eb
PO		 4416{
4417 struct e1000_adapter *adapter = hw->back;
4418 return pcix_get_mmrbc(adapter->pdev);
4419}
4420
64798845 4421void e1000_pcix_set_mmrbc(struct e1000_hw *hw, int mmrbc)
007755eb
PO		 4422{
4423 struct e1000_adapter *adapter = hw->back;
4424 pcix_set_mmrbc(adapter->pdev, mmrbc);
4425}
4426
64798845 4427s32 e1000_read_pcie_cap_reg(struct e1000_hw *hw, u32 reg, u16 *value)
caeccb68
JK		 4428{
4429 struct e1000_adapter *adapter = hw->back;
406874a7 4430 u16 cap_offset;
caeccb68
JK		 4431
4432 cap_offset = pci_find_capability(adapter->pdev, PCI_CAP_ID_EXP);
4433 if (!cap_offset)
4434 return -E1000_ERR_CONFIG;
4435
4436 pci_read_config_word(adapter->pdev, cap_offset + reg, value);
4437
4438 return E1000_SUCCESS;
4439}
4440
64798845 4441void e1000_io_write(struct e1000_hw *hw, unsigned long port, u32 value)
1da177e4
LT		 4442{
4443 outl(value, port);
4444}
4445
64798845
JP		 4446static void e1000_vlan_rx_register(struct net_device *netdev,
4447 struct vlan_group *grp)
1da177e4 4448{
60490fe0 4449 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4450 struct e1000_hw *hw = &adapter->hw;
406874a7 4451 u32 ctrl, rctl;
1da177e4 4452
9150b76a
JB		 4453 if (!test_bit(__E1000_DOWN, &adapter->flags))
4454 e1000_irq_disable(adapter);
1da177e4
LT		 4455 adapter->vlgrp = grp;
4456
96838a40 4457 if (grp) {
1da177e4 4458 /* enable VLAN tag insert/strip */
1dc32918 4459 ctrl = er32(CTRL);
1da177e4 4460 ctrl |= E1000_CTRL_VME;
1dc32918 4461 ew32(CTRL, ctrl);
1da177e4 4462
cd94dd0b 4463 if (adapter->hw.mac_type != e1000_ich8lan) {
90fb5135 4464 /* enable VLAN receive filtering */
1dc32918 4465 rctl = er32(RCTL);
90fb5135 4466 rctl &= ~E1000_RCTL_CFIEN;
1dc32918 4467 ew32(RCTL, rctl);
90fb5135 4468 e1000_update_mng_vlan(adapter);
cd94dd0b 4469 }
1da177e4
LT		 4470 } else {
4471 /* disable VLAN tag insert/strip */
1dc32918 4472 ctrl = er32(CTRL);
1da177e4 4473 ctrl &= ~E1000_CTRL_VME;
1dc32918 4474 ew32(CTRL, ctrl);
1da177e4 4475
cd94dd0b 4476 if (adapter->hw.mac_type != e1000_ich8lan) {
90fb5135 4477 if (adapter->mng_vlan_id !=
406874a7 4478 (u16)E1000_MNG_VLAN_NONE) {
90fb5135
AK		 4479 e1000_vlan_rx_kill_vid(netdev,
4480 adapter->mng_vlan_id);
4481 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
4482 }
cd94dd0b 4483 }
1da177e4
LT		 4484 }
4485
9150b76a
JB		 4486 if (!test_bit(__E1000_DOWN, &adapter->flags))
4487 e1000_irq_enable(adapter);
1da177e4
LT		 4488}
4489
64798845 4490static void e1000_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
1da177e4 4491{
60490fe0 4492 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4493 struct e1000_hw *hw = &adapter->hw;
406874a7 4494 u32 vfta, index;
96838a40 4495
1dc32918 4496 if ((hw->mng_cookie.status &
96838a40
JB		 4497 E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT) &&
4498 (vid == adapter->mng_vlan_id))
2d7edb92 4499 return;
1da177e4
LT		 4500 /* add VID to filter table */
4501 index = (vid >> 5) & 0x7F;
1dc32918 4502 vfta = E1000_READ_REG_ARRAY(hw, VFTA, index);
1da177e4 4503 vfta |= (1 << (vid & 0x1F));
1dc32918 4504 e1000_write_vfta(hw, index, vfta);
1da177e4
LT		 4505}
4506
64798845 4507static void e1000_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
1da177e4 4508{
60490fe0 4509 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4510 struct e1000_hw *hw = &adapter->hw;
406874a7 4511 u32 vfta, index;
1da177e4 4512
9150b76a
JB		 4513 if (!test_bit(__E1000_DOWN, &adapter->flags))
4514 e1000_irq_disable(adapter);
5c15bdec 4515 vlan_group_set_device(adapter->vlgrp, vid, NULL);
9150b76a
JB		 4516 if (!test_bit(__E1000_DOWN, &adapter->flags))
4517 e1000_irq_enable(adapter);
1da177e4 4518
1dc32918 4519 if ((hw->mng_cookie.status &
96838a40 4520 E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT) &&
ff147013
JK		 4521 (vid == adapter->mng_vlan_id)) {
4522 /* release control to f/w */
4523 e1000_release_hw_control(adapter);
2d7edb92 4524 return;
ff147013
JK		 4525 }
4526
1da177e4
LT		 4527 /* remove VID from filter table */
4528 index = (vid >> 5) & 0x7F;
1dc32918 4529 vfta = E1000_READ_REG_ARRAY(hw, VFTA, index);
1da177e4 4530 vfta &= ~(1 << (vid & 0x1F));
1dc32918 4531 e1000_write_vfta(hw, index, vfta);
1da177e4
LT		 4532}
4533
64798845 4534static void e1000_restore_vlan(struct e1000_adapter *adapter)
1da177e4
LT		 4535{
4536 e1000_vlan_rx_register(adapter->netdev, adapter->vlgrp);
4537
96838a40 4538 if (adapter->vlgrp) {
406874a7 4539 u16 vid;
96838a40 4540 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
5c15bdec 4541 if (!vlan_group_get_device(adapter->vlgrp, vid))
1da177e4
LT		 4542 continue;
4543 e1000_vlan_rx_add_vid(adapter->netdev, vid);
4544 }
4545 }
4546}
4547
64798845 4548int e1000_set_spd_dplx(struct e1000_adapter *adapter, u16 spddplx)
1da177e4 4549{
1dc32918
JP		 4550 struct e1000_hw *hw = &adapter->hw;
4551
4552 hw->autoneg = 0;
1da177e4 4553
6921368f 4554 /* Fiber NICs only allow 1000 gbps Full duplex */
1dc32918 4555 if ((hw->media_type == e1000_media_type_fiber) &&
6921368f
MC		 4556 spddplx != (SPEED_1000 + DUPLEX_FULL)) {
4557 DPRINTK(PROBE, ERR, "Unsupported Speed/Duplex configuration\n");
4558 return -EINVAL;
4559 }
4560
96838a40 4561 switch (spddplx) {
1da177e4 4562 case SPEED_10 + DUPLEX_HALF:
1dc32918 4563 hw->forced_speed_duplex = e1000_10_half;
1da177e4
LT		 4564 break;
4565 case SPEED_10 + DUPLEX_FULL:
1dc32918 4566 hw->forced_speed_duplex = e1000_10_full;
1da177e4
LT		 4567 break;
4568 case SPEED_100 + DUPLEX_HALF:
1dc32918 4569 hw->forced_speed_duplex = e1000_100_half;
1da177e4
LT		 4570 break;
4571 case SPEED_100 + DUPLEX_FULL:
1dc32918 4572 hw->forced_speed_duplex = e1000_100_full;
1da177e4
LT		 4573 break;
4574 case SPEED_1000 + DUPLEX_FULL:
1dc32918
JP		 4575 hw->autoneg = 1;
4576 hw->autoneg_advertised = ADVERTISE_1000_FULL;
1da177e4
LT		 4577 break;
4578 case SPEED_1000 + DUPLEX_HALF: /* not supported */
4579 default:
2648345f 4580 DPRINTK(PROBE, ERR, "Unsupported Speed/Duplex configuration\n");
1da177e4
LT		 4581 return -EINVAL;
4582 }
4583 return 0;
4584}
4585
64798845 4586static int e1000_suspend(struct pci_dev *pdev, pm_message_t state)
1da177e4
LT		 4587{
4588 struct net_device *netdev = pci_get_drvdata(pdev);
60490fe0 4589 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4590 struct e1000_hw *hw = &adapter->hw;
406874a7
JP		 4591 u32 ctrl, ctrl_ext, rctl, status;
4592 u32 wufc = adapter->wol;
6fdfef16 4593#ifdef CONFIG_PM
240b1710 4594 int retval = 0;
6fdfef16 4595#endif
1da177e4
LT		 4596
4597 netif_device_detach(netdev);
4598
2db10a08
AK		 4599 if (netif_running(netdev)) {
4600 WARN_ON(test_bit(__E1000_RESETTING, &adapter->flags));
1da177e4 4601 e1000_down(adapter);
2db10a08 4602 }
1da177e4 4603
2f82665f 4604#ifdef CONFIG_PM
1d33e9c6 4605 retval = pci_save_state(pdev);
2f82665f
JB		 4606 if (retval)
4607 return retval;
4608#endif
4609
1dc32918 4610 status = er32(STATUS);
96838a40 4611 if (status & E1000_STATUS_LU)
1da177e4
LT		 4612 wufc &= ~E1000_WUFC_LNKC;
4613
96838a40 4614 if (wufc) {
1da177e4 4615 e1000_setup_rctl(adapter);
db0ce50d 4616 e1000_set_rx_mode(netdev);
1da177e4
LT		 4617
4618 /* turn on all-multi mode if wake on multicast is enabled */
120cd576 4619 if (wufc & E1000_WUFC_MC) {
1dc32918 4620 rctl = er32(RCTL);
1da177e4 4621 rctl |= E1000_RCTL_MPE;
1dc32918 4622 ew32(RCTL, rctl);
1da177e4
LT		 4623 }
4624
1dc32918
JP		 4625 if (hw->mac_type >= e1000_82540) {
4626 ctrl = er32(CTRL);
1da177e4
LT		 4627 /* advertise wake from D3Cold */
4628 #define E1000_CTRL_ADVD3WUC 0x00100000
4629 /* phy power management enable */
4630 #define E1000_CTRL_EN_PHY_PWR_MGMT 0x00200000
4631 ctrl |= E1000_CTRL_ADVD3WUC |
4632 E1000_CTRL_EN_PHY_PWR_MGMT;
1dc32918 4633 ew32(CTRL, ctrl);
1da177e4
LT		 4634 }
4635
1dc32918
JP		 4636 if (hw->media_type == e1000_media_type_fiber ||
4637 hw->media_type == e1000_media_type_internal_serdes) {
1da177e4 4638 /* keep the laser running in D3 */
1dc32918 4639 ctrl_ext = er32(CTRL_EXT);
1da177e4 4640 ctrl_ext |= E1000_CTRL_EXT_SDP7_DATA;
1dc32918 4641 ew32(CTRL_EXT, ctrl_ext);
1da177e4
LT		 4642 }
4643
2d7edb92 4644 /* Allow time for pending master requests to run */
1dc32918 4645 e1000_disable_pciex_master(hw);
2d7edb92 4646
1dc32918
JP		 4647 ew32(WUC, E1000_WUC_PME_EN);
4648 ew32(WUFC, wufc);
d0e027db
AK		 4649 pci_enable_wake(pdev, PCI_D3hot, 1);
4650 pci_enable_wake(pdev, PCI_D3cold, 1);
1da177e4 4651 } else {
1dc32918
JP		 4652 ew32(WUC, 0);
4653 ew32(WUFC, 0);
d0e027db
AK		 4654 pci_enable_wake(pdev, PCI_D3hot, 0);
4655 pci_enable_wake(pdev, PCI_D3cold, 0);
1da177e4
LT		 4656 }
4657
0fccd0e9
JG		 4658 e1000_release_manageability(adapter);
4659
4660 /* make sure adapter isn't asleep if manageability is enabled */
4661 if (adapter->en_mng_pt) {
4662 pci_enable_wake(pdev, PCI_D3hot, 1);
4663 pci_enable_wake(pdev, PCI_D3cold, 1);
1da177e4
LT		 4664 }
4665
1dc32918
JP		 4666 if (hw->phy_type == e1000_phy_igp_3)
4667 e1000_phy_powerdown_workaround(hw);
cd94dd0b 4668
edd106fc
AK		 4669 if (netif_running(netdev))
4670 e1000_free_irq(adapter);
4671
b55ccb35
JK		 4672 /* Release control of h/w to f/w. If f/w is AMT enabled, this
4673 * would have already happened in close and is redundant. */
4674 e1000_release_hw_control(adapter);
2d7edb92 4675
1da177e4 4676 pci_disable_device(pdev);
240b1710 4677
d0e027db 4678 pci_set_power_state(pdev, pci_choose_state(pdev, state));
1da177e4
LT		 4679
4680 return 0;
4681}
4682
2f82665f 4683#ifdef CONFIG_PM
64798845 4684static int e1000_resume(struct pci_dev *pdev)
1da177e4
LT		 4685{
4686 struct net_device *netdev = pci_get_drvdata(pdev);
60490fe0 4687 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4688 struct e1000_hw *hw = &adapter->hw;
406874a7 4689 u32 err;
1da177e4 4690
d0e027db 4691 pci_set_power_state(pdev, PCI_D0);
1d33e9c6 4692 pci_restore_state(pdev);
81250297
TI		 4693
4694 if (adapter->need_ioport)
4695 err = pci_enable_device(pdev);
4696 else
4697 err = pci_enable_device_mem(pdev);
c7be73bc 4698 if (err) {
3d1dd8cb
AK		 4699 printk(KERN_ERR "e1000: Cannot enable PCI device from suspend\n");
4700 return err;
4701 }
a4cb847d 4702 pci_set_master(pdev);
1da177e4 4703
d0e027db
AK		 4704 pci_enable_wake(pdev, PCI_D3hot, 0);
4705 pci_enable_wake(pdev, PCI_D3cold, 0);
1da177e4 4706
c7be73bc
JP		 4707 if (netif_running(netdev)) {
4708 err = e1000_request_irq(adapter);
4709 if (err)
4710 return err;
4711 }
edd106fc
AK		 4712
4713 e1000_power_up_phy(adapter);
1da177e4 4714 e1000_reset(adapter);
1dc32918 4715 ew32(WUS, ~0);
1da177e4 4716
0fccd0e9
JG		 4717 e1000_init_manageability(adapter);
4718
96838a40 4719 if (netif_running(netdev))
1da177e4
LT		 4720 e1000_up(adapter);
4721
4722 netif_device_attach(netdev);
4723
b55ccb35
JK		 4724 /* If the controller is 82573 and f/w is AMT, do not set
4725 * DRV_LOAD until the interface is up. For all other cases,
4726 * let the f/w know that the h/w is now under the control
4727 * of the driver. */
1dc32918
JP		 4728 if (hw->mac_type != e1000_82573 ||
4729 !e1000_check_mng_mode(hw))
b55ccb35 4730 e1000_get_hw_control(adapter);
2d7edb92 4731
1da177e4
LT		 4732 return 0;
4733}
4734#endif
c653e635
AK		 4735
4736static void e1000_shutdown(struct pci_dev *pdev)
4737{
4738 e1000_suspend(pdev, PMSG_SUSPEND);
4739}
4740
1da177e4
LT		 4741#ifdef CONFIG_NET_POLL_CONTROLLER
4742/*
4743 * Polling 'interrupt' - used by things like netconsole to send skbs
4744 * without having to re-enable interrupts. It's not called while
4745 * the interrupt routine is executing.
4746 */
64798845 4747static void e1000_netpoll(struct net_device *netdev)
1da177e4 4748{
60490fe0 4749 struct e1000_adapter *adapter = netdev_priv(netdev);
d3d9e484 4750
1da177e4 4751 disable_irq(adapter->pdev->irq);
7d12e780 4752 e1000_intr(adapter->pdev->irq, netdev);
1da177e4
LT		 4753 enable_irq(adapter->pdev->irq);
4754}
4755#endif
4756
9026729b
AK		 4757/**
4758 * e1000_io_error_detected - called when PCI error is detected
4759 * @pdev: Pointer to PCI device
4760 * @state: The current pci conneection state
4761 *
4762 * This function is called after a PCI bus error affecting
4763 * this device has been detected.
4764 */
64798845
JP		 4765static pci_ers_result_t e1000_io_error_detected(struct pci_dev *pdev,
4766 pci_channel_state_t state)
9026729b
AK		 4767{
4768 struct net_device *netdev = pci_get_drvdata(pdev);
4cf1653a 4769 struct e1000_adapter *adapter = netdev_priv(netdev);
9026729b
AK		 4770
4771 netif_device_detach(netdev);
4772
4773 if (netif_running(netdev))
4774 e1000_down(adapter);
72e8d6bb 4775 pci_disable_device(pdev);
9026729b
AK		 4776
4777 /* Request a slot slot reset. */
4778 return PCI_ERS_RESULT_NEED_RESET;
4779}
4780
4781/**
4782 * e1000_io_slot_reset - called after the pci bus has been reset.
4783 * @pdev: Pointer to PCI device
4784 *
4785 * Restart the card from scratch, as if from a cold-boot. Implementation
4786 * resembles the first-half of the e1000_resume routine.
4787 */
4788static pci_ers_result_t e1000_io_slot_reset(struct pci_dev *pdev)
4789{
4790 struct net_device *netdev = pci_get_drvdata(pdev);
4cf1653a 4791 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4792 struct e1000_hw *hw = &adapter->hw;
81250297 4793 int err;
9026729b 4794
81250297
TI		 4795 if (adapter->need_ioport)
4796 err = pci_enable_device(pdev);
4797 else
4798 err = pci_enable_device_mem(pdev);
4799 if (err) {
9026729b
AK		 4800 printk(KERN_ERR "e1000: Cannot re-enable PCI device after reset.\n");
4801 return PCI_ERS_RESULT_DISCONNECT;
4802 }
4803 pci_set_master(pdev);
4804
dbf38c94
LV		 4805 pci_enable_wake(pdev, PCI_D3hot, 0);
4806 pci_enable_wake(pdev, PCI_D3cold, 0);
9026729b 4807
9026729b 4808 e1000_reset(adapter);
1dc32918 4809 ew32(WUS, ~0);
9026729b
AK		 4810
4811 return PCI_ERS_RESULT_RECOVERED;
4812}
4813
4814/**
4815 * e1000_io_resume - called when traffic can start flowing again.
4816 * @pdev: Pointer to PCI device
4817 *
4818 * This callback is called when the error recovery driver tells us that
4819 * its OK to resume normal operation. Implementation resembles the
4820 * second-half of the e1000_resume routine.
4821 */
4822static void e1000_io_resume(struct pci_dev *pdev)
4823{
4824 struct net_device *netdev = pci_get_drvdata(pdev);
4cf1653a 4825 struct e1000_adapter *adapter = netdev_priv(netdev);
1dc32918 4826 struct e1000_hw *hw = &adapter->hw;
0fccd0e9
JG		 4827
4828 e1000_init_manageability(adapter);
9026729b
AK		 4829
4830 if (netif_running(netdev)) {
4831 if (e1000_up(adapter)) {
4832 printk("e1000: can't bring device back up after reset\n");
4833 return;
4834 }
4835 }
4836
4837 netif_device_attach(netdev);
4838
0fccd0e9
JG		 4839 /* If the controller is 82573 and f/w is AMT, do not set
4840 * DRV_LOAD until the interface is up. For all other cases,
4841 * let the f/w know that the h/w is now under the control
4842 * of the driver. */
1dc32918
JP		 4843 if (hw->mac_type != e1000_82573 ||
4844 !e1000_check_mng_mode(hw))
0fccd0e9 4845 e1000_get_hw_control(adapter);
9026729b 4846
9026729b
AK		 4847}
4848
1da177e4 4849/* e1000_main.c */
Ubuntu Artful kernel mirror