]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * File: msi.c | |
3 | * Purpose: PCI Message Signaled Interrupt (MSI) | |
4 | * | |
5 | * Copyright (C) 2003-2004 Intel | |
6 | * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com) | |
7 | */ | |
8 | ||
1ce03373 | 9 | #include <linux/err.h> |
1da177e4 LT |
10 | #include <linux/mm.h> |
11 | #include <linux/irq.h> | |
12 | #include <linux/interrupt.h> | |
13 | #include <linux/init.h> | |
1da177e4 | 14 | #include <linux/ioport.h> |
1da177e4 LT |
15 | #include <linux/pci.h> |
16 | #include <linux/proc_fs.h> | |
3b7d1921 | 17 | #include <linux/msi.h> |
4fdadebc | 18 | #include <linux/smp.h> |
1da177e4 LT |
19 | |
20 | #include <asm/errno.h> | |
21 | #include <asm/io.h> | |
1da177e4 LT |
22 | |
23 | #include "pci.h" | |
24 | #include "msi.h" | |
25 | ||
1da177e4 | 26 | static int pci_msi_enable = 1; |
1da177e4 | 27 | |
6a9e7f20 AB |
28 | /* Arch hooks */ |
29 | ||
11df1f05 ME |
30 | #ifndef arch_msi_check_device |
31 | int arch_msi_check_device(struct pci_dev *dev, int nvec, int type) | |
6a9e7f20 AB |
32 | { |
33 | return 0; | |
34 | } | |
11df1f05 | 35 | #endif |
6a9e7f20 | 36 | |
11df1f05 ME |
37 | #ifndef arch_setup_msi_irqs |
38 | int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) | |
6a9e7f20 AB |
39 | { |
40 | struct msi_desc *entry; | |
41 | int ret; | |
42 | ||
1c8d7b0a MW |
43 | /* |
44 | * If an architecture wants to support multiple MSI, it needs to | |
45 | * override arch_setup_msi_irqs() | |
46 | */ | |
47 | if (type == PCI_CAP_ID_MSI && nvec > 1) | |
48 | return 1; | |
49 | ||
6a9e7f20 AB |
50 | list_for_each_entry(entry, &dev->msi_list, list) { |
51 | ret = arch_setup_msi_irq(dev, entry); | |
b5fbf533 | 52 | if (ret < 0) |
6a9e7f20 | 53 | return ret; |
b5fbf533 ME |
54 | if (ret > 0) |
55 | return -ENOSPC; | |
6a9e7f20 AB |
56 | } |
57 | ||
58 | return 0; | |
59 | } | |
11df1f05 | 60 | #endif |
6a9e7f20 | 61 | |
11df1f05 ME |
62 | #ifndef arch_teardown_msi_irqs |
63 | void arch_teardown_msi_irqs(struct pci_dev *dev) | |
6a9e7f20 AB |
64 | { |
65 | struct msi_desc *entry; | |
66 | ||
67 | list_for_each_entry(entry, &dev->msi_list, list) { | |
1c8d7b0a MW |
68 | int i, nvec; |
69 | if (entry->irq == 0) | |
70 | continue; | |
71 | nvec = 1 << entry->msi_attrib.multiple; | |
72 | for (i = 0; i < nvec; i++) | |
73 | arch_teardown_msi_irq(entry->irq + i); | |
6a9e7f20 AB |
74 | } |
75 | } | |
11df1f05 | 76 | #endif |
6a9e7f20 | 77 | |
5ca5c02f | 78 | static void __msi_set_enable(struct pci_dev *dev, int pos, int enable) |
b1cbf4e4 | 79 | { |
b1cbf4e4 EB |
80 | u16 control; |
81 | ||
b1cbf4e4 EB |
82 | if (pos) { |
83 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); | |
84 | control &= ~PCI_MSI_FLAGS_ENABLE; | |
85 | if (enable) | |
86 | control |= PCI_MSI_FLAGS_ENABLE; | |
87 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); | |
88 | } | |
89 | } | |
90 | ||
5ca5c02f HS |
91 | static void msi_set_enable(struct pci_dev *dev, int enable) |
92 | { | |
93 | __msi_set_enable(dev, pci_find_capability(dev, PCI_CAP_ID_MSI), enable); | |
94 | } | |
95 | ||
b1cbf4e4 EB |
96 | static void msix_set_enable(struct pci_dev *dev, int enable) |
97 | { | |
98 | int pos; | |
99 | u16 control; | |
100 | ||
101 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
102 | if (pos) { | |
103 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); | |
104 | control &= ~PCI_MSIX_FLAGS_ENABLE; | |
105 | if (enable) | |
106 | control |= PCI_MSIX_FLAGS_ENABLE; | |
107 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
108 | } | |
109 | } | |
110 | ||
bffac3c5 MW |
111 | static inline __attribute_const__ u32 msi_mask(unsigned x) |
112 | { | |
0b49ec37 MW |
113 | /* Don't shift by >= width of type */ |
114 | if (x >= 5) | |
115 | return 0xffffffff; | |
116 | return (1 << (1 << x)) - 1; | |
bffac3c5 MW |
117 | } |
118 | ||
f2440d9a | 119 | static inline __attribute_const__ u32 msi_capable_mask(u16 control) |
988cbb15 | 120 | { |
f2440d9a MW |
121 | return msi_mask((control >> 1) & 7); |
122 | } | |
988cbb15 | 123 | |
f2440d9a MW |
124 | static inline __attribute_const__ u32 msi_enabled_mask(u16 control) |
125 | { | |
126 | return msi_mask((control >> 4) & 7); | |
988cbb15 MW |
127 | } |
128 | ||
ce6fce42 MW |
129 | /* |
130 | * PCI 2.3 does not specify mask bits for each MSI interrupt. Attempting to | |
131 | * mask all MSI interrupts by clearing the MSI enable bit does not work | |
132 | * reliably as devices without an INTx disable bit will then generate a | |
133 | * level IRQ which will never be cleared. | |
134 | * | |
135 | * Returns 1 if it succeeded in masking the interrupt and 0 if the device | |
136 | * doesn't support MSI masking. | |
137 | */ | |
f2440d9a | 138 | static void msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag) |
1da177e4 | 139 | { |
f2440d9a | 140 | u32 mask_bits = desc->masked; |
1da177e4 | 141 | |
f2440d9a MW |
142 | if (!desc->msi_attrib.maskbit) |
143 | return; | |
144 | ||
145 | mask_bits &= ~mask; | |
146 | mask_bits |= flag; | |
147 | pci_write_config_dword(desc->dev, desc->mask_pos, mask_bits); | |
148 | desc->masked = mask_bits; | |
149 | } | |
150 | ||
151 | /* | |
152 | * This internal function does not flush PCI writes to the device. | |
153 | * All users must ensure that they read from the device before either | |
154 | * assuming that the device state is up to date, or returning out of this | |
155 | * file. This saves a few milliseconds when initialising devices with lots | |
156 | * of MSI-X interrupts. | |
157 | */ | |
158 | static void msix_mask_irq(struct msi_desc *desc, u32 flag) | |
159 | { | |
160 | u32 mask_bits = desc->masked; | |
161 | unsigned offset = desc->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE + | |
162 | PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET; | |
163 | mask_bits &= ~1; | |
164 | mask_bits |= flag; | |
165 | writel(mask_bits, desc->mask_base + offset); | |
166 | desc->masked = mask_bits; | |
167 | } | |
24d27553 | 168 | |
f2440d9a MW |
169 | static void msi_set_mask_bit(unsigned irq, u32 flag) |
170 | { | |
171 | struct msi_desc *desc = get_irq_msi(irq); | |
24d27553 | 172 | |
f2440d9a MW |
173 | if (desc->msi_attrib.is_msix) { |
174 | msix_mask_irq(desc, flag); | |
175 | readl(desc->mask_base); /* Flush write to device */ | |
176 | } else { | |
1c8d7b0a MW |
177 | unsigned offset = irq - desc->dev->irq; |
178 | msi_mask_irq(desc, 1 << offset, flag << offset); | |
1da177e4 | 179 | } |
f2440d9a MW |
180 | } |
181 | ||
182 | void mask_msi_irq(unsigned int irq) | |
183 | { | |
184 | msi_set_mask_bit(irq, 1); | |
185 | } | |
186 | ||
187 | void unmask_msi_irq(unsigned int irq) | |
188 | { | |
189 | msi_set_mask_bit(irq, 0); | |
1da177e4 LT |
190 | } |
191 | ||
3145e941 | 192 | void read_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg) |
1da177e4 | 193 | { |
3145e941 | 194 | struct msi_desc *entry = get_irq_desc_msi(desc); |
24d27553 MW |
195 | if (entry->msi_attrib.is_msix) { |
196 | void __iomem *base = entry->mask_base + | |
197 | entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE; | |
198 | ||
199 | msg->address_lo = readl(base + PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET); | |
200 | msg->address_hi = readl(base + PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET); | |
201 | msg->data = readl(base + PCI_MSIX_ENTRY_DATA_OFFSET); | |
202 | } else { | |
0366f8f7 EB |
203 | struct pci_dev *dev = entry->dev; |
204 | int pos = entry->msi_attrib.pos; | |
205 | u16 data; | |
206 | ||
207 | pci_read_config_dword(dev, msi_lower_address_reg(pos), | |
208 | &msg->address_lo); | |
209 | if (entry->msi_attrib.is_64) { | |
210 | pci_read_config_dword(dev, msi_upper_address_reg(pos), | |
211 | &msg->address_hi); | |
212 | pci_read_config_word(dev, msi_data_reg(pos, 1), &data); | |
213 | } else { | |
214 | msg->address_hi = 0; | |
cbf5d9e6 | 215 | pci_read_config_word(dev, msi_data_reg(pos, 0), &data); |
0366f8f7 EB |
216 | } |
217 | msg->data = data; | |
0366f8f7 EB |
218 | } |
219 | } | |
1da177e4 | 220 | |
3145e941 | 221 | void read_msi_msg(unsigned int irq, struct msi_msg *msg) |
0366f8f7 | 222 | { |
3145e941 YL |
223 | struct irq_desc *desc = irq_to_desc(irq); |
224 | ||
225 | read_msi_msg_desc(desc, msg); | |
226 | } | |
227 | ||
228 | void write_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg) | |
229 | { | |
230 | struct msi_desc *entry = get_irq_desc_msi(desc); | |
24d27553 MW |
231 | if (entry->msi_attrib.is_msix) { |
232 | void __iomem *base; | |
233 | base = entry->mask_base + | |
234 | entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE; | |
235 | ||
236 | writel(msg->address_lo, | |
237 | base + PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET); | |
238 | writel(msg->address_hi, | |
239 | base + PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET); | |
240 | writel(msg->data, base + PCI_MSIX_ENTRY_DATA_OFFSET); | |
241 | } else { | |
0366f8f7 EB |
242 | struct pci_dev *dev = entry->dev; |
243 | int pos = entry->msi_attrib.pos; | |
1c8d7b0a MW |
244 | u16 msgctl; |
245 | ||
246 | pci_read_config_word(dev, msi_control_reg(pos), &msgctl); | |
247 | msgctl &= ~PCI_MSI_FLAGS_QSIZE; | |
248 | msgctl |= entry->msi_attrib.multiple << 4; | |
249 | pci_write_config_word(dev, msi_control_reg(pos), msgctl); | |
0366f8f7 EB |
250 | |
251 | pci_write_config_dword(dev, msi_lower_address_reg(pos), | |
252 | msg->address_lo); | |
253 | if (entry->msi_attrib.is_64) { | |
254 | pci_write_config_dword(dev, msi_upper_address_reg(pos), | |
255 | msg->address_hi); | |
256 | pci_write_config_word(dev, msi_data_reg(pos, 1), | |
257 | msg->data); | |
258 | } else { | |
259 | pci_write_config_word(dev, msi_data_reg(pos, 0), | |
260 | msg->data); | |
261 | } | |
1da177e4 | 262 | } |
392ee1e6 | 263 | entry->msg = *msg; |
1da177e4 | 264 | } |
0366f8f7 | 265 | |
3145e941 YL |
266 | void write_msi_msg(unsigned int irq, struct msi_msg *msg) |
267 | { | |
268 | struct irq_desc *desc = irq_to_desc(irq); | |
269 | ||
270 | write_msi_msg_desc(desc, msg); | |
271 | } | |
272 | ||
032de8e2 | 273 | static int msi_free_irqs(struct pci_dev* dev); |
c54c1879 | 274 | |
379f5327 | 275 | static struct msi_desc *alloc_msi_entry(struct pci_dev *dev) |
1da177e4 | 276 | { |
379f5327 MW |
277 | struct msi_desc *desc = kzalloc(sizeof(*desc), GFP_KERNEL); |
278 | if (!desc) | |
1da177e4 LT |
279 | return NULL; |
280 | ||
379f5327 MW |
281 | INIT_LIST_HEAD(&desc->list); |
282 | desc->dev = dev; | |
1da177e4 | 283 | |
379f5327 | 284 | return desc; |
1da177e4 LT |
285 | } |
286 | ||
ba698ad4 DM |
287 | static void pci_intx_for_msi(struct pci_dev *dev, int enable) |
288 | { | |
289 | if (!(dev->dev_flags & PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG)) | |
290 | pci_intx(dev, enable); | |
291 | } | |
292 | ||
8fed4b65 | 293 | static void __pci_restore_msi_state(struct pci_dev *dev) |
41017f0c | 294 | { |
392ee1e6 | 295 | int pos; |
41017f0c | 296 | u16 control; |
392ee1e6 | 297 | struct msi_desc *entry; |
41017f0c | 298 | |
b1cbf4e4 EB |
299 | if (!dev->msi_enabled) |
300 | return; | |
301 | ||
392ee1e6 EB |
302 | entry = get_irq_msi(dev->irq); |
303 | pos = entry->msi_attrib.pos; | |
41017f0c | 304 | |
ba698ad4 | 305 | pci_intx_for_msi(dev, 0); |
b1cbf4e4 | 306 | msi_set_enable(dev, 0); |
392ee1e6 | 307 | write_msi_msg(dev->irq, &entry->msg); |
392ee1e6 EB |
308 | |
309 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control); | |
f2440d9a | 310 | msi_mask_irq(entry, msi_capable_mask(control), entry->masked); |
abad2ec9 | 311 | control &= ~PCI_MSI_FLAGS_QSIZE; |
1c8d7b0a | 312 | control |= (entry->msi_attrib.multiple << 4) | PCI_MSI_FLAGS_ENABLE; |
41017f0c | 313 | pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control); |
8fed4b65 ME |
314 | } |
315 | ||
316 | static void __pci_restore_msix_state(struct pci_dev *dev) | |
41017f0c | 317 | { |
41017f0c | 318 | int pos; |
41017f0c | 319 | struct msi_desc *entry; |
392ee1e6 | 320 | u16 control; |
41017f0c | 321 | |
ded86d8d EB |
322 | if (!dev->msix_enabled) |
323 | return; | |
324 | ||
41017f0c | 325 | /* route the table */ |
ba698ad4 | 326 | pci_intx_for_msi(dev, 0); |
b1cbf4e4 | 327 | msix_set_enable(dev, 0); |
41017f0c | 328 | |
4aa9bc95 ME |
329 | list_for_each_entry(entry, &dev->msi_list, list) { |
330 | write_msi_msg(entry->irq, &entry->msg); | |
f2440d9a | 331 | msix_mask_irq(entry, entry->masked); |
41017f0c | 332 | } |
41017f0c | 333 | |
314e77b3 ME |
334 | BUG_ON(list_empty(&dev->msi_list)); |
335 | entry = list_entry(dev->msi_list.next, struct msi_desc, list); | |
4aa9bc95 | 336 | pos = entry->msi_attrib.pos; |
392ee1e6 EB |
337 | pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control); |
338 | control &= ~PCI_MSIX_FLAGS_MASKALL; | |
339 | control |= PCI_MSIX_FLAGS_ENABLE; | |
340 | pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control); | |
41017f0c | 341 | } |
8fed4b65 ME |
342 | |
343 | void pci_restore_msi_state(struct pci_dev *dev) | |
344 | { | |
345 | __pci_restore_msi_state(dev); | |
346 | __pci_restore_msix_state(dev); | |
347 | } | |
94688cf2 | 348 | EXPORT_SYMBOL_GPL(pci_restore_msi_state); |
41017f0c | 349 | |
1da177e4 LT |
350 | /** |
351 | * msi_capability_init - configure device's MSI capability structure | |
352 | * @dev: pointer to the pci_dev data structure of MSI device function | |
1c8d7b0a | 353 | * @nvec: number of interrupts to allocate |
1da177e4 | 354 | * |
1c8d7b0a MW |
355 | * Setup the MSI capability structure of the device with the requested |
356 | * number of interrupts. A return value of zero indicates the successful | |
357 | * setup of an entry with the new MSI irq. A negative return value indicates | |
358 | * an error, and a positive return value indicates the number of interrupts | |
359 | * which could have been allocated. | |
360 | */ | |
361 | static int msi_capability_init(struct pci_dev *dev, int nvec) | |
1da177e4 LT |
362 | { |
363 | struct msi_desc *entry; | |
7fe3730d | 364 | int pos, ret; |
1da177e4 | 365 | u16 control; |
f2440d9a | 366 | unsigned mask; |
1da177e4 | 367 | |
b1cbf4e4 EB |
368 | msi_set_enable(dev, 0); /* Ensure msi is disabled as I set it up */ |
369 | ||
1da177e4 LT |
370 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); |
371 | pci_read_config_word(dev, msi_control_reg(pos), &control); | |
372 | /* MSI Entry Initialization */ | |
379f5327 | 373 | entry = alloc_msi_entry(dev); |
f7feaca7 EB |
374 | if (!entry) |
375 | return -ENOMEM; | |
1ce03373 | 376 | |
24d27553 | 377 | entry->msi_attrib.is_msix = 0; |
0366f8f7 | 378 | entry->msi_attrib.is_64 = is_64bit_address(control); |
1da177e4 LT |
379 | entry->msi_attrib.entry_nr = 0; |
380 | entry->msi_attrib.maskbit = is_mask_bit_support(control); | |
1ce03373 | 381 | entry->msi_attrib.default_irq = dev->irq; /* Save IOAPIC IRQ */ |
0366f8f7 | 382 | entry->msi_attrib.pos = pos; |
f2440d9a MW |
383 | |
384 | entry->mask_pos = msi_mask_bits_reg(pos, entry->msi_attrib.is_64); | |
385 | /* All MSIs are unmasked by default, Mask them all */ | |
386 | if (entry->msi_attrib.maskbit) | |
387 | pci_read_config_dword(dev, entry->mask_pos, &entry->masked); | |
388 | mask = msi_capable_mask(control); | |
389 | msi_mask_irq(entry, mask, mask); | |
390 | ||
0dd11f9b | 391 | list_add_tail(&entry->list, &dev->msi_list); |
9c831334 | 392 | |
1da177e4 | 393 | /* Configure MSI capability structure */ |
1c8d7b0a | 394 | ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSI); |
7fe3730d | 395 | if (ret) { |
032de8e2 | 396 | msi_free_irqs(dev); |
7fe3730d | 397 | return ret; |
fd58e55f | 398 | } |
f7feaca7 | 399 | |
1da177e4 | 400 | /* Set MSI enabled bits */ |
ba698ad4 | 401 | pci_intx_for_msi(dev, 0); |
b1cbf4e4 EB |
402 | msi_set_enable(dev, 1); |
403 | dev->msi_enabled = 1; | |
1da177e4 | 404 | |
7fe3730d | 405 | dev->irq = entry->irq; |
1da177e4 LT |
406 | return 0; |
407 | } | |
408 | ||
409 | /** | |
410 | * msix_capability_init - configure device's MSI-X capability | |
411 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
8f7020d3 RD |
412 | * @entries: pointer to an array of struct msix_entry entries |
413 | * @nvec: number of @entries | |
1da177e4 | 414 | * |
eaae4b3a | 415 | * Setup the MSI-X capability structure of device function with a |
1ce03373 EB |
416 | * single MSI-X irq. A return of zero indicates the successful setup of |
417 | * requested MSI-X entries with allocated irqs or non-zero for otherwise. | |
1da177e4 LT |
418 | **/ |
419 | static int msix_capability_init(struct pci_dev *dev, | |
420 | struct msix_entry *entries, int nvec) | |
421 | { | |
4aa9bc95 | 422 | struct msi_desc *entry; |
9c831334 | 423 | int pos, i, j, nr_entries, ret; |
a0454b40 GG |
424 | unsigned long phys_addr; |
425 | u32 table_offset; | |
1da177e4 LT |
426 | u16 control; |
427 | u8 bir; | |
428 | void __iomem *base; | |
429 | ||
b1cbf4e4 EB |
430 | msix_set_enable(dev, 0);/* Ensure msix is disabled as I set it up */ |
431 | ||
1da177e4 LT |
432 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); |
433 | /* Request & Map MSI-X table region */ | |
434 | pci_read_config_word(dev, msi_control_reg(pos), &control); | |
435 | nr_entries = multi_msix_capable(control); | |
a0454b40 GG |
436 | |
437 | pci_read_config_dword(dev, msix_table_offset_reg(pos), &table_offset); | |
1da177e4 | 438 | bir = (u8)(table_offset & PCI_MSIX_FLAGS_BIRMASK); |
a0454b40 GG |
439 | table_offset &= ~PCI_MSIX_FLAGS_BIRMASK; |
440 | phys_addr = pci_resource_start (dev, bir) + table_offset; | |
1da177e4 LT |
441 | base = ioremap_nocache(phys_addr, nr_entries * PCI_MSIX_ENTRY_SIZE); |
442 | if (base == NULL) | |
443 | return -ENOMEM; | |
444 | ||
445 | /* MSI-X Table Initialization */ | |
446 | for (i = 0; i < nvec; i++) { | |
379f5327 | 447 | entry = alloc_msi_entry(dev); |
f7feaca7 | 448 | if (!entry) |
1da177e4 | 449 | break; |
1da177e4 LT |
450 | |
451 | j = entries[i].entry; | |
24d27553 | 452 | entry->msi_attrib.is_msix = 1; |
0366f8f7 | 453 | entry->msi_attrib.is_64 = 1; |
1da177e4 | 454 | entry->msi_attrib.entry_nr = j; |
1ce03373 | 455 | entry->msi_attrib.default_irq = dev->irq; |
0366f8f7 | 456 | entry->msi_attrib.pos = pos; |
1da177e4 | 457 | entry->mask_base = base; |
f2440d9a | 458 | msix_mask_irq(entry, 1); |
f7feaca7 | 459 | |
0dd11f9b | 460 | list_add_tail(&entry->list, &dev->msi_list); |
1da177e4 | 461 | } |
9c831334 ME |
462 | |
463 | ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX); | |
b5fbf533 ME |
464 | if (ret < 0) { |
465 | /* If we had some success report the number of irqs | |
466 | * we succeeded in setting up. */ | |
9c831334 ME |
467 | int avail = 0; |
468 | list_for_each_entry(entry, &dev->msi_list, list) { | |
469 | if (entry->irq != 0) { | |
470 | avail++; | |
9c831334 | 471 | } |
1da177e4 | 472 | } |
9c831334 | 473 | |
b5fbf533 ME |
474 | if (avail != 0) |
475 | ret = avail; | |
476 | } | |
032de8e2 | 477 | |
b5fbf533 ME |
478 | if (ret) { |
479 | msi_free_irqs(dev); | |
480 | return ret; | |
1da177e4 | 481 | } |
9c831334 ME |
482 | |
483 | i = 0; | |
484 | list_for_each_entry(entry, &dev->msi_list, list) { | |
485 | entries[i].vector = entry->irq; | |
486 | set_irq_msi(entry->irq, entry); | |
487 | i++; | |
488 | } | |
1da177e4 | 489 | /* Set MSI-X enabled bits */ |
ba698ad4 | 490 | pci_intx_for_msi(dev, 0); |
b1cbf4e4 EB |
491 | msix_set_enable(dev, 1); |
492 | dev->msix_enabled = 1; | |
1da177e4 | 493 | |
8d181018 MW |
494 | list_for_each_entry(entry, &dev->msi_list, list) { |
495 | int vector = entry->msi_attrib.entry_nr; | |
496 | entry->masked = readl(base + vector * PCI_MSIX_ENTRY_SIZE + | |
497 | PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET); | |
498 | } | |
499 | ||
1da177e4 LT |
500 | return 0; |
501 | } | |
502 | ||
24334a12 | 503 | /** |
17bbc12a | 504 | * pci_msi_check_device - check whether MSI may be enabled on a device |
24334a12 | 505 | * @dev: pointer to the pci_dev data structure of MSI device function |
c9953a73 | 506 | * @nvec: how many MSIs have been requested ? |
b1e2303d | 507 | * @type: are we checking for MSI or MSI-X ? |
24334a12 | 508 | * |
0306ebfa | 509 | * Look at global flags, the device itself, and its parent busses |
17bbc12a ME |
510 | * to determine if MSI/-X are supported for the device. If MSI/-X is |
511 | * supported return 0, else return an error code. | |
24334a12 | 512 | **/ |
c9953a73 | 513 | static int pci_msi_check_device(struct pci_dev* dev, int nvec, int type) |
24334a12 BG |
514 | { |
515 | struct pci_bus *bus; | |
c9953a73 | 516 | int ret; |
24334a12 | 517 | |
0306ebfa | 518 | /* MSI must be globally enabled and supported by the device */ |
24334a12 BG |
519 | if (!pci_msi_enable || !dev || dev->no_msi) |
520 | return -EINVAL; | |
521 | ||
314e77b3 ME |
522 | /* |
523 | * You can't ask to have 0 or less MSIs configured. | |
524 | * a) it's stupid .. | |
525 | * b) the list manipulation code assumes nvec >= 1. | |
526 | */ | |
527 | if (nvec < 1) | |
528 | return -ERANGE; | |
529 | ||
0306ebfa BG |
530 | /* Any bridge which does NOT route MSI transactions from it's |
531 | * secondary bus to it's primary bus must set NO_MSI flag on | |
532 | * the secondary pci_bus. | |
533 | * We expect only arch-specific PCI host bus controller driver | |
534 | * or quirks for specific PCI bridges to be setting NO_MSI. | |
535 | */ | |
24334a12 BG |
536 | for (bus = dev->bus; bus; bus = bus->parent) |
537 | if (bus->bus_flags & PCI_BUS_FLAGS_NO_MSI) | |
538 | return -EINVAL; | |
539 | ||
c9953a73 ME |
540 | ret = arch_msi_check_device(dev, nvec, type); |
541 | if (ret) | |
542 | return ret; | |
543 | ||
b1e2303d ME |
544 | if (!pci_find_capability(dev, type)) |
545 | return -EINVAL; | |
546 | ||
24334a12 BG |
547 | return 0; |
548 | } | |
549 | ||
1da177e4 | 550 | /** |
1c8d7b0a MW |
551 | * pci_enable_msi_block - configure device's MSI capability structure |
552 | * @dev: device to configure | |
553 | * @nvec: number of interrupts to configure | |
1da177e4 | 554 | * |
1c8d7b0a MW |
555 | * Allocate IRQs for a device with the MSI capability. |
556 | * This function returns a negative errno if an error occurs. If it | |
557 | * is unable to allocate the number of interrupts requested, it returns | |
558 | * the number of interrupts it might be able to allocate. If it successfully | |
559 | * allocates at least the number of interrupts requested, it returns 0 and | |
560 | * updates the @dev's irq member to the lowest new interrupt number; the | |
561 | * other interrupt numbers allocated to this device are consecutive. | |
562 | */ | |
563 | int pci_enable_msi_block(struct pci_dev *dev, unsigned int nvec) | |
1da177e4 | 564 | { |
1c8d7b0a MW |
565 | int status, pos, maxvec; |
566 | u16 msgctl; | |
567 | ||
568 | pos = pci_find_capability(dev, PCI_CAP_ID_MSI); | |
569 | if (!pos) | |
570 | return -EINVAL; | |
571 | pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &msgctl); | |
572 | maxvec = 1 << ((msgctl & PCI_MSI_FLAGS_QMASK) >> 1); | |
573 | if (nvec > maxvec) | |
574 | return maxvec; | |
1da177e4 | 575 | |
1c8d7b0a | 576 | status = pci_msi_check_device(dev, nvec, PCI_CAP_ID_MSI); |
c9953a73 ME |
577 | if (status) |
578 | return status; | |
1da177e4 | 579 | |
ded86d8d | 580 | WARN_ON(!!dev->msi_enabled); |
1da177e4 | 581 | |
1c8d7b0a | 582 | /* Check whether driver already requested MSI-X irqs */ |
b1cbf4e4 | 583 | if (dev->msix_enabled) { |
80ccba11 BH |
584 | dev_info(&dev->dev, "can't enable MSI " |
585 | "(MSI-X already enabled)\n"); | |
b1cbf4e4 | 586 | return -EINVAL; |
1da177e4 | 587 | } |
1c8d7b0a MW |
588 | |
589 | status = msi_capability_init(dev, nvec); | |
1da177e4 LT |
590 | return status; |
591 | } | |
1c8d7b0a | 592 | EXPORT_SYMBOL(pci_enable_msi_block); |
1da177e4 | 593 | |
f2440d9a | 594 | void pci_msi_shutdown(struct pci_dev *dev) |
1da177e4 | 595 | { |
f2440d9a MW |
596 | struct msi_desc *desc; |
597 | u32 mask; | |
598 | u16 ctrl; | |
1da177e4 | 599 | |
128bc5fc | 600 | if (!pci_msi_enable || !dev || !dev->msi_enabled) |
ded86d8d EB |
601 | return; |
602 | ||
b1cbf4e4 | 603 | msi_set_enable(dev, 0); |
ba698ad4 | 604 | pci_intx_for_msi(dev, 1); |
b1cbf4e4 | 605 | dev->msi_enabled = 0; |
7bd007e4 | 606 | |
314e77b3 | 607 | BUG_ON(list_empty(&dev->msi_list)); |
f2440d9a MW |
608 | desc = list_first_entry(&dev->msi_list, struct msi_desc, list); |
609 | pci_read_config_word(dev, desc->msi_attrib.pos + PCI_MSI_FLAGS, &ctrl); | |
610 | mask = msi_capable_mask(ctrl); | |
611 | msi_mask_irq(desc, mask, ~mask); | |
e387b9ee ME |
612 | |
613 | /* Restore dev->irq to its default pin-assertion irq */ | |
f2440d9a | 614 | dev->irq = desc->msi_attrib.default_irq; |
d52877c7 | 615 | } |
24d27553 | 616 | |
d52877c7 YL |
617 | void pci_disable_msi(struct pci_dev* dev) |
618 | { | |
619 | struct msi_desc *entry; | |
620 | ||
621 | if (!pci_msi_enable || !dev || !dev->msi_enabled) | |
622 | return; | |
623 | ||
624 | pci_msi_shutdown(dev); | |
625 | ||
626 | entry = list_entry(dev->msi_list.next, struct msi_desc, list); | |
379f5327 | 627 | if (entry->msi_attrib.is_msix) |
d52877c7 YL |
628 | return; |
629 | ||
630 | msi_free_irqs(dev); | |
1da177e4 | 631 | } |
4cc086fa | 632 | EXPORT_SYMBOL(pci_disable_msi); |
1da177e4 | 633 | |
032de8e2 | 634 | static int msi_free_irqs(struct pci_dev* dev) |
1da177e4 | 635 | { |
032de8e2 | 636 | struct msi_desc *entry, *tmp; |
7ede9c1f | 637 | |
b3b7cc7b | 638 | list_for_each_entry(entry, &dev->msi_list, list) { |
1c8d7b0a MW |
639 | int i, nvec; |
640 | if (!entry->irq) | |
641 | continue; | |
642 | nvec = 1 << entry->msi_attrib.multiple; | |
643 | for (i = 0; i < nvec; i++) | |
644 | BUG_ON(irq_has_action(entry->irq + i)); | |
b3b7cc7b | 645 | } |
1da177e4 | 646 | |
032de8e2 | 647 | arch_teardown_msi_irqs(dev); |
1da177e4 | 648 | |
032de8e2 | 649 | list_for_each_entry_safe(entry, tmp, &dev->msi_list, list) { |
24d27553 | 650 | if (entry->msi_attrib.is_msix) { |
032de8e2 ME |
651 | writel(1, entry->mask_base + entry->msi_attrib.entry_nr |
652 | * PCI_MSIX_ENTRY_SIZE | |
653 | + PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET); | |
78b7611c EB |
654 | |
655 | if (list_is_last(&entry->list, &dev->msi_list)) | |
656 | iounmap(entry->mask_base); | |
032de8e2 ME |
657 | } |
658 | list_del(&entry->list); | |
659 | kfree(entry); | |
1da177e4 LT |
660 | } |
661 | ||
662 | return 0; | |
663 | } | |
664 | ||
a52e2e35 RW |
665 | /** |
666 | * pci_msix_table_size - return the number of device's MSI-X table entries | |
667 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
668 | */ | |
669 | int pci_msix_table_size(struct pci_dev *dev) | |
670 | { | |
671 | int pos; | |
672 | u16 control; | |
673 | ||
674 | pos = pci_find_capability(dev, PCI_CAP_ID_MSIX); | |
675 | if (!pos) | |
676 | return 0; | |
677 | ||
678 | pci_read_config_word(dev, msi_control_reg(pos), &control); | |
679 | return multi_msix_capable(control); | |
680 | } | |
681 | ||
1da177e4 LT |
682 | /** |
683 | * pci_enable_msix - configure device's MSI-X capability structure | |
684 | * @dev: pointer to the pci_dev data structure of MSI-X device function | |
70549ad9 | 685 | * @entries: pointer to an array of MSI-X entries |
1ce03373 | 686 | * @nvec: number of MSI-X irqs requested for allocation by device driver |
1da177e4 LT |
687 | * |
688 | * Setup the MSI-X capability structure of device function with the number | |
1ce03373 | 689 | * of requested irqs upon its software driver call to request for |
1da177e4 LT |
690 | * MSI-X mode enabled on its hardware device function. A return of zero |
691 | * indicates the successful configuration of MSI-X capability structure | |
1ce03373 | 692 | * with new allocated MSI-X irqs. A return of < 0 indicates a failure. |
1da177e4 | 693 | * Or a return of > 0 indicates that driver request is exceeding the number |
1ce03373 | 694 | * of irqs available. Driver should use the returned value to re-send |
1da177e4 LT |
695 | * its request. |
696 | **/ | |
697 | int pci_enable_msix(struct pci_dev* dev, struct msix_entry *entries, int nvec) | |
698 | { | |
a52e2e35 | 699 | int status, nr_entries; |
ded86d8d | 700 | int i, j; |
1da177e4 | 701 | |
c9953a73 | 702 | if (!entries) |
1da177e4 LT |
703 | return -EINVAL; |
704 | ||
c9953a73 ME |
705 | status = pci_msi_check_device(dev, nvec, PCI_CAP_ID_MSIX); |
706 | if (status) | |
707 | return status; | |
708 | ||
a52e2e35 | 709 | nr_entries = pci_msix_table_size(dev); |
1da177e4 LT |
710 | if (nvec > nr_entries) |
711 | return -EINVAL; | |
712 | ||
713 | /* Check for any invalid entries */ | |
714 | for (i = 0; i < nvec; i++) { | |
715 | if (entries[i].entry >= nr_entries) | |
716 | return -EINVAL; /* invalid entry */ | |
717 | for (j = i + 1; j < nvec; j++) { | |
718 | if (entries[i].entry == entries[j].entry) | |
719 | return -EINVAL; /* duplicate entry */ | |
720 | } | |
721 | } | |
ded86d8d | 722 | WARN_ON(!!dev->msix_enabled); |
7bd007e4 | 723 | |
1ce03373 | 724 | /* Check whether driver already requested for MSI irq */ |
b1cbf4e4 | 725 | if (dev->msi_enabled) { |
80ccba11 BH |
726 | dev_info(&dev->dev, "can't enable MSI-X " |
727 | "(MSI IRQ already assigned)\n"); | |
1da177e4 LT |
728 | return -EINVAL; |
729 | } | |
1da177e4 | 730 | status = msix_capability_init(dev, entries, nvec); |
1da177e4 LT |
731 | return status; |
732 | } | |
4cc086fa | 733 | EXPORT_SYMBOL(pci_enable_msix); |
1da177e4 | 734 | |
fc4afc7b | 735 | static void msix_free_all_irqs(struct pci_dev *dev) |
1da177e4 | 736 | { |
032de8e2 | 737 | msi_free_irqs(dev); |
fc4afc7b ME |
738 | } |
739 | ||
d52877c7 | 740 | void pci_msix_shutdown(struct pci_dev* dev) |
fc4afc7b | 741 | { |
128bc5fc | 742 | if (!pci_msi_enable || !dev || !dev->msix_enabled) |
ded86d8d EB |
743 | return; |
744 | ||
b1cbf4e4 | 745 | msix_set_enable(dev, 0); |
ba698ad4 | 746 | pci_intx_for_msi(dev, 1); |
b1cbf4e4 | 747 | dev->msix_enabled = 0; |
d52877c7 YL |
748 | } |
749 | void pci_disable_msix(struct pci_dev* dev) | |
750 | { | |
751 | if (!pci_msi_enable || !dev || !dev->msix_enabled) | |
752 | return; | |
753 | ||
754 | pci_msix_shutdown(dev); | |
7bd007e4 | 755 | |
fc4afc7b | 756 | msix_free_all_irqs(dev); |
1da177e4 | 757 | } |
4cc086fa | 758 | EXPORT_SYMBOL(pci_disable_msix); |
1da177e4 LT |
759 | |
760 | /** | |
1ce03373 | 761 | * msi_remove_pci_irq_vectors - reclaim MSI(X) irqs to unused state |
1da177e4 LT |
762 | * @dev: pointer to the pci_dev data structure of MSI(X) device function |
763 | * | |
eaae4b3a | 764 | * Being called during hotplug remove, from which the device function |
1ce03373 | 765 | * is hot-removed. All previous assigned MSI/MSI-X irqs, if |
1da177e4 LT |
766 | * allocated for this device function, are reclaimed to unused state, |
767 | * which may be used later on. | |
768 | **/ | |
769 | void msi_remove_pci_irq_vectors(struct pci_dev* dev) | |
770 | { | |
1da177e4 LT |
771 | if (!pci_msi_enable || !dev) |
772 | return; | |
773 | ||
032de8e2 ME |
774 | if (dev->msi_enabled) |
775 | msi_free_irqs(dev); | |
1da177e4 | 776 | |
fc4afc7b ME |
777 | if (dev->msix_enabled) |
778 | msix_free_all_irqs(dev); | |
1da177e4 LT |
779 | } |
780 | ||
309e57df MW |
781 | void pci_no_msi(void) |
782 | { | |
783 | pci_msi_enable = 0; | |
784 | } | |
c9953a73 | 785 | |
07ae95f9 AP |
786 | /** |
787 | * pci_msi_enabled - is MSI enabled? | |
788 | * | |
789 | * Returns true if MSI has not been disabled by the command-line option | |
790 | * pci=nomsi. | |
791 | **/ | |
792 | int pci_msi_enabled(void) | |
d389fec6 | 793 | { |
07ae95f9 | 794 | return pci_msi_enable; |
d389fec6 | 795 | } |
07ae95f9 | 796 | EXPORT_SYMBOL(pci_msi_enabled); |
d389fec6 | 797 | |
07ae95f9 | 798 | void pci_msi_init_pci_dev(struct pci_dev *dev) |
d389fec6 | 799 | { |
07ae95f9 | 800 | INIT_LIST_HEAD(&dev->msi_list); |
d389fec6 | 801 | } |