]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/scsi/lpfc/lpfc_sli4.h
[SCSI] lpfc 8.3.9: Discovery changes to the lpfc driver.
[mirror_ubuntu-artful-kernel.git] / drivers / scsi / lpfc / lpfc_sli4.h
CommitLineData
da0436e9
JS
1/*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
3 * Fibre Channel Host Bus Adapters. *
4 * Copyright (C) 2009 Emulex. All rights reserved. *
5 * EMULEX and SLI are trademarks of Emulex. *
6 * www.emulex.com *
7 * *
8 * This program is free software; you can redistribute it and/or *
9 * modify it under the terms of version 2 of the GNU General *
10 * Public License as published by the Free Software Foundation. *
11 * This program is distributed in the hope that it will be useful. *
12 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
13 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
14 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
15 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
16 * TO BE LEGALLY INVALID. See the GNU General Public License for *
17 * more details, a copy of which can be found in the file COPYING *
18 * included with this package. *
19 *******************************************************************/
20
21#define LPFC_ACTIVE_MBOX_WAIT_CNT 100
22#define LPFC_RELEASE_NOTIFICATION_INTERVAL 32
23#define LPFC_GET_QE_REL_INT 32
24#define LPFC_RPI_LOW_WATER_MARK 10
ecfd03c6
JS
25
26/* Amount of time in seconds for waiting FCF rediscovery to complete */
27#define LPFC_FCF_REDISCOVER_WAIT_TMO 2000 /* msec */
28
da0436e9
JS
29/* Number of SGL entries can be posted in a 4KB nonembedded mbox command */
30#define LPFC_NEMBED_MBOX_SGL_CNT 254
31
32/* Multi-queue arrangement for fast-path FCP work queues */
33#define LPFC_FN_EQN_MAX 8
34#define LPFC_SP_EQN_DEF 1
def9c7a9 35#define LPFC_FP_EQN_DEF 4
da0436e9
JS
36#define LPFC_FP_EQN_MIN 1
37#define LPFC_FP_EQN_MAX (LPFC_FN_EQN_MAX - LPFC_SP_EQN_DEF)
38
39#define LPFC_FN_WQN_MAX 32
40#define LPFC_SP_WQN_DEF 1
41#define LPFC_FP_WQN_DEF 4
42#define LPFC_FP_WQN_MIN 1
43#define LPFC_FP_WQN_MAX (LPFC_FN_WQN_MAX - LPFC_SP_WQN_DEF)
44
45/*
46 * Provide the default FCF Record attributes used by the driver
47 * when nonFIP mode is configured and there is no other default
48 * FCF Record attributes.
49 */
50#define LPFC_FCOE_FCF_DEF_INDEX 0
51#define LPFC_FCOE_FCF_GET_FIRST 0xFFFF
52#define LPFC_FCOE_FCF_NEXT_NONE 0xFFFF
53
54/* First 3 bytes of default FCF MAC is specified by FC_MAP */
55#define LPFC_FCOE_FCF_MAC3 0xFF
56#define LPFC_FCOE_FCF_MAC4 0xFF
57#define LPFC_FCOE_FCF_MAC5 0xFE
58#define LPFC_FCOE_FCF_MAP0 0x0E
59#define LPFC_FCOE_FCF_MAP1 0xFC
60#define LPFC_FCOE_FCF_MAP2 0x00
61#define LPFC_FCOE_MAX_RCV_SIZE 0x5AC
62#define LPFC_FCOE_FKA_ADV_PER 0
63#define LPFC_FCOE_FIP_PRIORITY 0x80
64
6669f9bb
JS
65#define sli4_sid_from_fc_hdr(fc_hdr) \
66 ((fc_hdr)->fh_s_id[0] << 16 | \
67 (fc_hdr)->fh_s_id[1] << 8 | \
68 (fc_hdr)->fh_s_id[2])
69
5ffc266e
JS
70#define sli4_fctl_from_fc_hdr(fc_hdr) \
71 ((fc_hdr)->fh_f_ctl[0] << 16 | \
72 (fc_hdr)->fh_f_ctl[1] << 8 | \
73 (fc_hdr)->fh_f_ctl[2])
74
da0436e9
JS
75enum lpfc_sli4_queue_type {
76 LPFC_EQ,
77 LPFC_GCQ,
78 LPFC_MCQ,
79 LPFC_WCQ,
80 LPFC_RCQ,
81 LPFC_MQ,
82 LPFC_WQ,
83 LPFC_HRQ,
84 LPFC_DRQ
85};
86
87/* The queue sub-type defines the functional purpose of the queue */
88enum lpfc_sli4_queue_subtype {
89 LPFC_NONE,
90 LPFC_MBOX,
91 LPFC_FCP,
92 LPFC_ELS,
93 LPFC_USOL
94};
95
96union sli4_qe {
97 void *address;
98 struct lpfc_eqe *eqe;
99 struct lpfc_cqe *cqe;
100 struct lpfc_mcqe *mcqe;
101 struct lpfc_wcqe_complete *wcqe_complete;
102 struct lpfc_wcqe_release *wcqe_release;
103 struct sli4_wcqe_xri_aborted *wcqe_xri_aborted;
104 struct lpfc_rcqe_complete *rcqe_complete;
105 struct lpfc_mqe *mqe;
106 union lpfc_wqe *wqe;
107 struct lpfc_rqe *rqe;
108};
109
110struct lpfc_queue {
111 struct list_head list;
112 enum lpfc_sli4_queue_type type;
113 enum lpfc_sli4_queue_subtype subtype;
114 struct lpfc_hba *phba;
115 struct list_head child_list;
116 uint32_t entry_count; /* Number of entries to support on the queue */
117 uint32_t entry_size; /* Size of each queue entry. */
118 uint32_t queue_id; /* Queue ID assigned by the hardware */
119 struct list_head page_list;
120 uint32_t page_count; /* Number of pages allocated for this queue */
121
122 uint32_t host_index; /* The host's index for putting or getting */
123 uint32_t hba_index; /* The last known hba index for get or put */
124 union sli4_qe qe[1]; /* array to index entries (must be last) */
125};
126
da0436e9
JS
127struct lpfc_sli4_link {
128 uint8_t speed;
129 uint8_t duplex;
130 uint8_t status;
131 uint8_t physical;
132 uint8_t fault;
65467b6b 133 uint16_t logical_speed;
da0436e9
JS
134};
135
ecfd03c6
JS
136struct lpfc_fcf_rec {
137 uint8_t fabric_name[8];
138 uint8_t switch_name[8];
da0436e9
JS
139 uint8_t mac_addr[6];
140 uint16_t fcf_indx;
ecfd03c6
JS
141 uint32_t priority;
142 uint16_t vlan_id;
143 uint32_t addr_mode;
144 uint32_t flag;
145#define BOOT_ENABLE 0x01
146#define RECORD_VALID 0x02
147};
148
149struct lpfc_fcf {
da0436e9
JS
150 uint16_t fcfi;
151 uint32_t fcf_flag;
152#define FCF_AVAILABLE 0x01 /* FCF available for discovery */
153#define FCF_REGISTERED 0x02 /* FCF registered with FW */
ecfd03c6
JS
154#define FCF_SCAN_DONE 0x04 /* FCF table scan done */
155#define FCF_IN_USE 0x08 /* Atleast one discovery completed */
156#define FCF_REDISC_PEND 0x10 /* FCF rediscovery pending */
157#define FCF_REDISC_EVT 0x20 /* FCF rediscovery event to worker thread */
158#define FCF_REDISC_FOV 0x40 /* Post FCF rediscovery fast failover */
da0436e9 159 uint32_t addr_mode;
ecfd03c6
JS
160 struct lpfc_fcf_rec current_rec;
161 struct lpfc_fcf_rec failover_rec;
162 struct timer_list redisc_wait;
da0436e9
JS
163};
164
165#define LPFC_REGION23_SIGNATURE "RG23"
166#define LPFC_REGION23_VERSION 1
167#define LPFC_REGION23_LAST_REC 0xff
a0c87cbd
JS
168#define DRIVER_SPECIFIC_TYPE 0xA2
169#define LINUX_DRIVER_ID 0x20
170#define PORT_STE_TYPE 0x1
171
da0436e9
JS
172struct lpfc_fip_param_hdr {
173 uint8_t type;
174#define FCOE_PARAM_TYPE 0xA0
175 uint8_t length;
176#define FCOE_PARAM_LENGTH 2
177 uint8_t parm_version;
178#define FIPP_VERSION 0x01
179 uint8_t parm_flags;
180#define lpfc_fip_param_hdr_fipp_mode_SHIFT 6
181#define lpfc_fip_param_hdr_fipp_mode_MASK 0x3
182#define lpfc_fip_param_hdr_fipp_mode_WORD parm_flags
6a9c52cf 183#define FIPP_MODE_ON 0x1
da0436e9
JS
184#define FIPP_MODE_OFF 0x0
185#define FIPP_VLAN_VALID 0x1
186};
187
188struct lpfc_fcoe_params {
189 uint8_t fc_map[3];
190 uint8_t reserved1;
191 uint16_t vlan_tag;
192 uint8_t reserved[2];
193};
194
195struct lpfc_fcf_conn_hdr {
196 uint8_t type;
197#define FCOE_CONN_TBL_TYPE 0xA1
198 uint8_t length; /* words */
199 uint8_t reserved[2];
200};
201
202struct lpfc_fcf_conn_rec {
203 uint16_t flags;
204#define FCFCNCT_VALID 0x0001
205#define FCFCNCT_BOOT 0x0002
206#define FCFCNCT_PRIMARY 0x0004 /* if not set, Secondary */
207#define FCFCNCT_FBNM_VALID 0x0008
208#define FCFCNCT_SWNM_VALID 0x0010
209#define FCFCNCT_VLAN_VALID 0x0020
210#define FCFCNCT_AM_VALID 0x0040
211#define FCFCNCT_AM_PREFERRED 0x0080 /* if not set, AM Required */
212#define FCFCNCT_AM_SPMA 0x0100 /* if not set, FPMA */
213
214 uint16_t vlan_tag;
215 uint8_t fabric_name[8];
216 uint8_t switch_name[8];
217};
218
219struct lpfc_fcf_conn_entry {
220 struct list_head list;
221 struct lpfc_fcf_conn_rec conn_rec;
222};
223
224/*
225 * Define the host's bootstrap mailbox. This structure contains
226 * the member attributes needed to create, use, and destroy the
227 * bootstrap mailbox region.
228 *
229 * The macro definitions for the bmbx data structure are defined
230 * in lpfc_hw4.h with the register definition.
231 */
232struct lpfc_bmbx {
233 struct lpfc_dmabuf *dmabuf;
234 struct dma_address dma_address;
235 void *avirt;
236 dma_addr_t aphys;
237 uint32_t bmbx_size;
238};
239
240#define LPFC_EQE_SIZE LPFC_EQE_SIZE_4
241
242#define LPFC_EQE_SIZE_4B 4
243#define LPFC_EQE_SIZE_16B 16
244#define LPFC_CQE_SIZE 16
245#define LPFC_WQE_SIZE 64
246#define LPFC_MQE_SIZE 256
247#define LPFC_RQE_SIZE 8
248
249#define LPFC_EQE_DEF_COUNT 1024
250#define LPFC_CQE_DEF_COUNT 256
f1126688 251#define LPFC_WQE_DEF_COUNT 256
da0436e9
JS
252#define LPFC_MQE_DEF_COUNT 16
253#define LPFC_RQE_DEF_COUNT 512
254
255#define LPFC_QUEUE_NOARM false
256#define LPFC_QUEUE_REARM true
257
258
259/*
260 * SLI4 CT field defines
261 */
262#define SLI4_CT_RPI 0
263#define SLI4_CT_VPI 1
264#define SLI4_CT_VFI 2
265#define SLI4_CT_FCFI 3
266
267#define LPFC_SLI4_MAX_SEGMENT_SIZE 0x10000
268
269/*
270 * SLI4 specific data structures
271 */
272struct lpfc_max_cfg_param {
273 uint16_t max_xri;
274 uint16_t xri_base;
275 uint16_t xri_used;
276 uint16_t max_rpi;
277 uint16_t rpi_base;
278 uint16_t rpi_used;
279 uint16_t max_vpi;
280 uint16_t vpi_base;
281 uint16_t vpi_used;
282 uint16_t max_vfi;
283 uint16_t vfi_base;
284 uint16_t vfi_used;
285 uint16_t max_fcfi;
286 uint16_t fcfi_base;
287 uint16_t fcfi_used;
288 uint16_t max_eq;
289 uint16_t max_rq;
290 uint16_t max_cq;
291 uint16_t max_wq;
292};
293
294struct lpfc_hba;
295/* SLI4 HBA multi-fcp queue handler struct */
296struct lpfc_fcp_eq_hdl {
297 uint32_t idx;
298 struct lpfc_hba *phba;
299};
300
301/* SLI4 HBA data structure entries */
302struct lpfc_sli4_hba {
303 void __iomem *conf_regs_memmap_p; /* Kernel memory mapped address for
304 PCI BAR0, config space registers */
305 void __iomem *ctrl_regs_memmap_p; /* Kernel memory mapped address for
306 PCI BAR1, control registers */
307 void __iomem *drbl_regs_memmap_p; /* Kernel memory mapped address for
308 PCI BAR2, doorbell registers */
309 /* BAR0 PCI config space register memory map */
310 void __iomem *UERRLOregaddr; /* Address to UERR_STATUS_LO register */
311 void __iomem *UERRHIregaddr; /* Address to UERR_STATUS_HI register */
a747c9ce
JS
312 void __iomem *UEMASKLOregaddr; /* Address to UE_MASK_LO register */
313 void __iomem *UEMASKHIregaddr; /* Address to UE_MASK_HI register */
da0436e9
JS
314 void __iomem *SCRATCHPADregaddr; /* Address to scratchpad register */
315 /* BAR1 FCoE function CSR register memory map */
316 void __iomem *STAregaddr; /* Address to HST_STATE register */
317 void __iomem *ISRregaddr; /* Address to HST_ISR register */
318 void __iomem *IMRregaddr; /* Address to HST_IMR register */
319 void __iomem *ISCRregaddr; /* Address to HST_ISCR register */
320 /* BAR2 VF-0 doorbell register memory map */
321 void __iomem *RQDBregaddr; /* Address to RQ_DOORBELL register */
322 void __iomem *WQDBregaddr; /* Address to WQ_DOORBELL register */
323 void __iomem *EQCQDBregaddr; /* Address to EQCQ_DOORBELL register */
324 void __iomem *MQDBregaddr; /* Address to MQ_DOORBELL register */
325 void __iomem *BMBXregaddr; /* Address to BootStrap MBX register */
326
a747c9ce
JS
327 uint32_t ue_mask_lo;
328 uint32_t ue_mask_hi;
da0436e9
JS
329 struct msix_entry *msix_entries;
330 uint32_t cfg_eqn;
331 struct lpfc_fcp_eq_hdl *fcp_eq_hdl; /* FCP per-WQ handle */
332 /* Pointers to the constructed SLI4 queues */
333 struct lpfc_queue **fp_eq; /* Fast-path event queue */
334 struct lpfc_queue *sp_eq; /* Slow-path event queue */
335 struct lpfc_queue **fcp_wq;/* Fast-path FCP work queue */
336 struct lpfc_queue *mbx_wq; /* Slow-path MBOX work queue */
337 struct lpfc_queue *els_wq; /* Slow-path ELS work queue */
338 struct lpfc_queue *hdr_rq; /* Slow-path Header Receive queue */
339 struct lpfc_queue *dat_rq; /* Slow-path Data Receive queue */
340 struct lpfc_queue **fcp_cq;/* Fast-path FCP compl queue */
341 struct lpfc_queue *mbx_cq; /* Slow-path mailbox complete queue */
342 struct lpfc_queue *els_cq; /* Slow-path ELS response complete queue */
da0436e9
JS
343
344 /* Setup information for various queue parameters */
345 int eq_esize;
346 int eq_ecount;
347 int cq_esize;
348 int cq_ecount;
349 int wq_esize;
350 int wq_ecount;
351 int mq_esize;
352 int mq_ecount;
353 int rq_esize;
354 int rq_ecount;
355#define LPFC_SP_EQ_MAX_INTR_SEC 10000
356#define LPFC_FP_EQ_MAX_INTR_SEC 10000
357
358 uint32_t intr_enable;
359 struct lpfc_bmbx bmbx;
360 struct lpfc_max_cfg_param max_cfg_param;
361 uint16_t next_xri; /* last_xri - max_cfg_param.xri_base = used */
362 uint16_t next_rpi;
363 uint16_t scsi_xri_max;
364 uint16_t scsi_xri_cnt;
365 struct list_head lpfc_free_sgl_list;
366 struct list_head lpfc_sgl_list;
367 struct lpfc_sglq **lpfc_els_sgl_array;
368 struct list_head lpfc_abts_els_sgl_list;
369 struct lpfc_scsi_buf **lpfc_scsi_psb_array;
370 struct list_head lpfc_abts_scsi_buf_list;
371 uint32_t total_sglq_bufs;
372 struct lpfc_sglq **lpfc_sglq_active_list;
373 struct list_head lpfc_rpi_hdr_list;
374 unsigned long *rpi_bmask;
375 uint16_t rpi_count;
376 struct lpfc_sli4_flags sli4_flags;
45ed1190 377 struct list_head sp_queue_event;
da0436e9
JS
378 struct list_head sp_cqe_event_pool;
379 struct list_head sp_asynce_work_queue;
380 struct list_head sp_fcp_xri_aborted_work_queue;
381 struct list_head sp_els_xri_aborted_work_queue;
382 struct list_head sp_unsol_work_queue;
383 struct lpfc_sli4_link link_state;
384 spinlock_t abts_scsi_buf_list_lock; /* list of aborted SCSI IOs */
385 spinlock_t abts_sgl_list_lock; /* list of aborted els IOs */
386};
387
388enum lpfc_sge_type {
389 GEN_BUFF_TYPE,
390 SCSI_BUFF_TYPE
391};
392
393struct lpfc_sglq {
394 /* lpfc_sglqs are used in double linked lists */
395 struct list_head list;
396 struct list_head clist;
397 enum lpfc_sge_type buff_type; /* is this a scsi sgl */
398 uint16_t iotag; /* pre-assigned IO tag */
399 uint16_t sli4_xritag; /* pre-assigned XRI, (OXID) tag. */
400 struct sli4_sge *sgl; /* pre-assigned SGL */
401 void *virt; /* virtual address. */
402 dma_addr_t phys; /* physical address */
403};
404
405struct lpfc_rpi_hdr {
406 struct list_head list;
407 uint32_t len;
408 struct lpfc_dmabuf *dmabuf;
409 uint32_t page_count;
410 uint32_t start_rpi;
411};
412
413/*
414 * SLI4 specific function prototypes
415 */
416int lpfc_pci_function_reset(struct lpfc_hba *);
417int lpfc_sli4_hba_setup(struct lpfc_hba *);
418int lpfc_sli4_hba_down(struct lpfc_hba *);
419int lpfc_sli4_config(struct lpfc_hba *, struct lpfcMboxq *, uint8_t,
420 uint8_t, uint32_t, bool);
421void lpfc_sli4_mbox_cmd_free(struct lpfc_hba *, struct lpfcMboxq *);
422void lpfc_sli4_mbx_sge_set(struct lpfcMboxq *, uint32_t, dma_addr_t, uint32_t);
423void lpfc_sli4_mbx_sge_get(struct lpfcMboxq *, uint32_t,
424 struct lpfc_mbx_sge *);
ecfd03c6
JS
425int lpfc_sli4_mbx_read_fcf_record(struct lpfc_hba *, struct lpfcMboxq *,
426 uint16_t);
da0436e9
JS
427
428void lpfc_sli4_hba_reset(struct lpfc_hba *);
429struct lpfc_queue *lpfc_sli4_queue_alloc(struct lpfc_hba *, uint32_t,
430 uint32_t);
431void lpfc_sli4_queue_free(struct lpfc_queue *);
432uint32_t lpfc_eq_create(struct lpfc_hba *, struct lpfc_queue *, uint16_t);
433uint32_t lpfc_cq_create(struct lpfc_hba *, struct lpfc_queue *,
434 struct lpfc_queue *, uint32_t, uint32_t);
435uint32_t lpfc_mq_create(struct lpfc_hba *, struct lpfc_queue *,
436 struct lpfc_queue *, uint32_t);
437uint32_t lpfc_wq_create(struct lpfc_hba *, struct lpfc_queue *,
438 struct lpfc_queue *, uint32_t);
439uint32_t lpfc_rq_create(struct lpfc_hba *, struct lpfc_queue *,
440 struct lpfc_queue *, struct lpfc_queue *, uint32_t);
441uint32_t lpfc_eq_destroy(struct lpfc_hba *, struct lpfc_queue *);
442uint32_t lpfc_cq_destroy(struct lpfc_hba *, struct lpfc_queue *);
443uint32_t lpfc_mq_destroy(struct lpfc_hba *, struct lpfc_queue *);
444uint32_t lpfc_wq_destroy(struct lpfc_hba *, struct lpfc_queue *);
445uint32_t lpfc_rq_destroy(struct lpfc_hba *, struct lpfc_queue *,
446 struct lpfc_queue *);
447int lpfc_sli4_queue_setup(struct lpfc_hba *);
448void lpfc_sli4_queue_unset(struct lpfc_hba *);
449int lpfc_sli4_post_sgl(struct lpfc_hba *, dma_addr_t, dma_addr_t, uint16_t);
450int lpfc_sli4_repost_scsi_sgl_list(struct lpfc_hba *);
451int lpfc_sli4_remove_all_sgl_pages(struct lpfc_hba *);
452uint16_t lpfc_sli4_next_xritag(struct lpfc_hba *);
453int lpfc_sli4_post_async_mbox(struct lpfc_hba *);
454int lpfc_sli4_post_sgl_list(struct lpfc_hba *phba);
455int lpfc_sli4_post_scsi_sgl_block(struct lpfc_hba *, struct list_head *, int);
456struct lpfc_cq_event *__lpfc_sli4_cq_event_alloc(struct lpfc_hba *);
457struct lpfc_cq_event *lpfc_sli4_cq_event_alloc(struct lpfc_hba *);
458void __lpfc_sli4_cq_event_release(struct lpfc_hba *, struct lpfc_cq_event *);
459void lpfc_sli4_cq_event_release(struct lpfc_hba *, struct lpfc_cq_event *);
460int lpfc_sli4_init_rpi_hdrs(struct lpfc_hba *);
461int lpfc_sli4_post_rpi_hdr(struct lpfc_hba *, struct lpfc_rpi_hdr *);
462int lpfc_sli4_post_all_rpi_hdrs(struct lpfc_hba *);
463struct lpfc_rpi_hdr *lpfc_sli4_create_rpi_hdr(struct lpfc_hba *);
464void lpfc_sli4_remove_rpi_hdrs(struct lpfc_hba *);
465int lpfc_sli4_alloc_rpi(struct lpfc_hba *);
466void lpfc_sli4_free_rpi(struct lpfc_hba *, int);
467void lpfc_sli4_remove_rpis(struct lpfc_hba *);
468void lpfc_sli4_async_event_proc(struct lpfc_hba *);
ecfd03c6 469void lpfc_sli4_fcf_redisc_event_proc(struct lpfc_hba *);
da0436e9
JS
470int lpfc_sli4_resume_rpi(struct lpfc_nodelist *);
471void lpfc_sli4_fcp_xri_abort_event_proc(struct lpfc_hba *);
472void lpfc_sli4_els_xri_abort_event_proc(struct lpfc_hba *);
473void lpfc_sli4_fcp_xri_aborted(struct lpfc_hba *,
474 struct sli4_wcqe_xri_aborted *);
475void lpfc_sli4_els_xri_aborted(struct lpfc_hba *,
476 struct sli4_wcqe_xri_aborted *);
477int lpfc_sli4_brdreset(struct lpfc_hba *);
478int lpfc_sli4_add_fcf_record(struct lpfc_hba *, struct fcf_record *);
479void lpfc_sli_remove_dflt_fcf(struct lpfc_hba *);
480int lpfc_sli4_get_els_iocb_cnt(struct lpfc_hba *);
481int lpfc_sli4_init_vpi(struct lpfc_hba *, uint16_t);
482uint32_t lpfc_sli4_cq_release(struct lpfc_queue *, bool);
483uint32_t lpfc_sli4_eq_release(struct lpfc_queue *, bool);
484void lpfc_sli4_fcfi_unreg(struct lpfc_hba *, uint16_t);
485int lpfc_sli4_read_fcf_record(struct lpfc_hba *, uint16_t);
486void lpfc_mbx_cmpl_read_fcf_record(struct lpfc_hba *, LPFC_MBOXQ_t *);
487int lpfc_sli4_post_status_check(struct lpfc_hba *);
488uint8_t lpfc_sli4_mbox_opcode_get(struct lpfc_hba *, struct lpfcMboxq *);
489