]>
Commit | Line | Data |
---|---|---|
64e36824 | 1 | /* |
2 | * Copyright (c) 2014, Fuzhou Rockchip Electronics Co., Ltd | |
5dcc44ed | 3 | * Author: Addy Ke <addy.ke@rock-chips.com> |
64e36824 | 4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms and conditions of the GNU General Public License, | |
7 | * version 2, as published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
14 | */ | |
15 | ||
64e36824 | 16 | #include <linux/clk.h> |
ec5c5d8a SL |
17 | #include <linux/dmaengine.h> |
18 | #include <linux/module.h> | |
19 | #include <linux/of.h> | |
23e291c2 | 20 | #include <linux/pinctrl/consumer.h> |
64e36824 | 21 | #include <linux/platform_device.h> |
64e36824 | 22 | #include <linux/spi/spi.h> |
64e36824 | 23 | #include <linux/pm_runtime.h> |
ec5c5d8a | 24 | #include <linux/scatterlist.h> |
64e36824 | 25 | |
26 | #define DRIVER_NAME "rockchip-spi" | |
27 | ||
aa099382 JC |
28 | #define ROCKCHIP_SPI_CLR_BITS(reg, bits) \ |
29 | writel_relaxed(readl_relaxed(reg) & ~(bits), reg) | |
30 | #define ROCKCHIP_SPI_SET_BITS(reg, bits) \ | |
31 | writel_relaxed(readl_relaxed(reg) | (bits), reg) | |
32 | ||
64e36824 | 33 | /* SPI register offsets */ |
34 | #define ROCKCHIP_SPI_CTRLR0 0x0000 | |
35 | #define ROCKCHIP_SPI_CTRLR1 0x0004 | |
36 | #define ROCKCHIP_SPI_SSIENR 0x0008 | |
37 | #define ROCKCHIP_SPI_SER 0x000c | |
38 | #define ROCKCHIP_SPI_BAUDR 0x0010 | |
39 | #define ROCKCHIP_SPI_TXFTLR 0x0014 | |
40 | #define ROCKCHIP_SPI_RXFTLR 0x0018 | |
41 | #define ROCKCHIP_SPI_TXFLR 0x001c | |
42 | #define ROCKCHIP_SPI_RXFLR 0x0020 | |
43 | #define ROCKCHIP_SPI_SR 0x0024 | |
44 | #define ROCKCHIP_SPI_IPR 0x0028 | |
45 | #define ROCKCHIP_SPI_IMR 0x002c | |
46 | #define ROCKCHIP_SPI_ISR 0x0030 | |
47 | #define ROCKCHIP_SPI_RISR 0x0034 | |
48 | #define ROCKCHIP_SPI_ICR 0x0038 | |
49 | #define ROCKCHIP_SPI_DMACR 0x003c | |
50 | #define ROCKCHIP_SPI_DMATDLR 0x0040 | |
51 | #define ROCKCHIP_SPI_DMARDLR 0x0044 | |
52 | #define ROCKCHIP_SPI_TXDR 0x0400 | |
53 | #define ROCKCHIP_SPI_RXDR 0x0800 | |
54 | ||
55 | /* Bit fields in CTRLR0 */ | |
56 | #define CR0_DFS_OFFSET 0 | |
57 | ||
58 | #define CR0_CFS_OFFSET 2 | |
59 | ||
60 | #define CR0_SCPH_OFFSET 6 | |
61 | ||
62 | #define CR0_SCPOL_OFFSET 7 | |
63 | ||
64 | #define CR0_CSM_OFFSET 8 | |
65 | #define CR0_CSM_KEEP 0x0 | |
66 | /* ss_n be high for half sclk_out cycles */ | |
67 | #define CR0_CSM_HALF 0X1 | |
68 | /* ss_n be high for one sclk_out cycle */ | |
69 | #define CR0_CSM_ONE 0x2 | |
70 | ||
71 | /* ss_n to sclk_out delay */ | |
72 | #define CR0_SSD_OFFSET 10 | |
73 | /* | |
74 | * The period between ss_n active and | |
75 | * sclk_out active is half sclk_out cycles | |
76 | */ | |
77 | #define CR0_SSD_HALF 0x0 | |
78 | /* | |
79 | * The period between ss_n active and | |
80 | * sclk_out active is one sclk_out cycle | |
81 | */ | |
82 | #define CR0_SSD_ONE 0x1 | |
83 | ||
84 | #define CR0_EM_OFFSET 11 | |
85 | #define CR0_EM_LITTLE 0x0 | |
86 | #define CR0_EM_BIG 0x1 | |
87 | ||
88 | #define CR0_FBM_OFFSET 12 | |
89 | #define CR0_FBM_MSB 0x0 | |
90 | #define CR0_FBM_LSB 0x1 | |
91 | ||
92 | #define CR0_BHT_OFFSET 13 | |
93 | #define CR0_BHT_16BIT 0x0 | |
94 | #define CR0_BHT_8BIT 0x1 | |
95 | ||
96 | #define CR0_RSD_OFFSET 14 | |
97 | ||
98 | #define CR0_FRF_OFFSET 16 | |
99 | #define CR0_FRF_SPI 0x0 | |
100 | #define CR0_FRF_SSP 0x1 | |
101 | #define CR0_FRF_MICROWIRE 0x2 | |
102 | ||
103 | #define CR0_XFM_OFFSET 18 | |
104 | #define CR0_XFM_MASK (0x03 << SPI_XFM_OFFSET) | |
105 | #define CR0_XFM_TR 0x0 | |
106 | #define CR0_XFM_TO 0x1 | |
107 | #define CR0_XFM_RO 0x2 | |
108 | ||
109 | #define CR0_OPM_OFFSET 20 | |
110 | #define CR0_OPM_MASTER 0x0 | |
111 | #define CR0_OPM_SLAVE 0x1 | |
112 | ||
113 | #define CR0_MTM_OFFSET 0x21 | |
114 | ||
115 | /* Bit fields in SER, 2bit */ | |
116 | #define SER_MASK 0x3 | |
117 | ||
118 | /* Bit fields in SR, 5bit */ | |
119 | #define SR_MASK 0x1f | |
120 | #define SR_BUSY (1 << 0) | |
121 | #define SR_TF_FULL (1 << 1) | |
122 | #define SR_TF_EMPTY (1 << 2) | |
123 | #define SR_RF_EMPTY (1 << 3) | |
124 | #define SR_RF_FULL (1 << 4) | |
125 | ||
126 | /* Bit fields in ISR, IMR, ISR, RISR, 5bit */ | |
127 | #define INT_MASK 0x1f | |
128 | #define INT_TF_EMPTY (1 << 0) | |
129 | #define INT_TF_OVERFLOW (1 << 1) | |
130 | #define INT_RF_UNDERFLOW (1 << 2) | |
131 | #define INT_RF_OVERFLOW (1 << 3) | |
132 | #define INT_RF_FULL (1 << 4) | |
133 | ||
134 | /* Bit fields in ICR, 4bit */ | |
135 | #define ICR_MASK 0x0f | |
136 | #define ICR_ALL (1 << 0) | |
137 | #define ICR_RF_UNDERFLOW (1 << 1) | |
138 | #define ICR_RF_OVERFLOW (1 << 2) | |
139 | #define ICR_TF_OVERFLOW (1 << 3) | |
140 | ||
141 | /* Bit fields in DMACR */ | |
142 | #define RF_DMA_EN (1 << 0) | |
143 | #define TF_DMA_EN (1 << 1) | |
144 | ||
145 | #define RXBUSY (1 << 0) | |
146 | #define TXBUSY (1 << 1) | |
147 | ||
f9cfd522 AK |
148 | /* sclk_out: spi master internal logic in rk3x can support 50Mhz */ |
149 | #define MAX_SCLK_OUT 50000000 | |
150 | ||
5185a81c BN |
151 | /* |
152 | * SPI_CTRLR1 is 16-bits, so we should support lengths of 0xffff + 1. However, | |
153 | * the controller seems to hang when given 0x10000, so stick with this for now. | |
154 | */ | |
155 | #define ROCKCHIP_SPI_MAX_TRANLEN 0xffff | |
156 | ||
aa099382 JC |
157 | #define ROCKCHIP_SPI_MAX_CS_NUM 2 |
158 | ||
64e36824 | 159 | enum rockchip_ssi_type { |
160 | SSI_MOTO_SPI = 0, | |
161 | SSI_TI_SSP, | |
162 | SSI_NS_MICROWIRE, | |
163 | }; | |
164 | ||
165 | struct rockchip_spi_dma_data { | |
166 | struct dma_chan *ch; | |
64e36824 | 167 | dma_addr_t addr; |
168 | }; | |
169 | ||
170 | struct rockchip_spi { | |
171 | struct device *dev; | |
172 | struct spi_master *master; | |
173 | ||
174 | struct clk *spiclk; | |
175 | struct clk *apb_pclk; | |
176 | ||
177 | void __iomem *regs; | |
178 | /*depth of the FIFO buffer */ | |
179 | u32 fifo_len; | |
180 | /* max bus freq supported */ | |
181 | u32 max_freq; | |
182 | /* supported slave numbers */ | |
183 | enum rockchip_ssi_type type; | |
184 | ||
185 | u16 mode; | |
186 | u8 tmode; | |
187 | u8 bpw; | |
188 | u8 n_bytes; | |
108b5c8b | 189 | u32 rsd_nsecs; |
64e36824 | 190 | unsigned len; |
191 | u32 speed; | |
192 | ||
193 | const void *tx; | |
194 | const void *tx_end; | |
195 | void *rx; | |
196 | void *rx_end; | |
197 | ||
198 | u32 state; | |
5dcc44ed | 199 | /* protect state */ |
64e36824 | 200 | spinlock_t lock; |
201 | ||
aa099382 JC |
202 | bool cs_asserted[ROCKCHIP_SPI_MAX_CS_NUM]; |
203 | ||
f340b920 | 204 | bool use_dma; |
64e36824 | 205 | struct sg_table tx_sg; |
206 | struct sg_table rx_sg; | |
207 | struct rockchip_spi_dma_data dma_rx; | |
208 | struct rockchip_spi_dma_data dma_tx; | |
209 | }; | |
210 | ||
30688e4e | 211 | static inline void spi_enable_chip(struct rockchip_spi *rs, bool enable) |
64e36824 | 212 | { |
30688e4e | 213 | writel_relaxed((enable ? 1U : 0U), rs->regs + ROCKCHIP_SPI_SSIENR); |
64e36824 | 214 | } |
215 | ||
216 | static inline void spi_set_clk(struct rockchip_spi *rs, u16 div) | |
217 | { | |
218 | writel_relaxed(div, rs->regs + ROCKCHIP_SPI_BAUDR); | |
219 | } | |
220 | ||
221 | static inline void flush_fifo(struct rockchip_spi *rs) | |
222 | { | |
223 | while (readl_relaxed(rs->regs + ROCKCHIP_SPI_RXFLR)) | |
224 | readl_relaxed(rs->regs + ROCKCHIP_SPI_RXDR); | |
225 | } | |
226 | ||
2df08e78 AK |
227 | static inline void wait_for_idle(struct rockchip_spi *rs) |
228 | { | |
229 | unsigned long timeout = jiffies + msecs_to_jiffies(5); | |
230 | ||
231 | do { | |
232 | if (!(readl_relaxed(rs->regs + ROCKCHIP_SPI_SR) & SR_BUSY)) | |
233 | return; | |
64bc0110 | 234 | } while (!time_after(jiffies, timeout)); |
2df08e78 AK |
235 | |
236 | dev_warn(rs->dev, "spi controller is in busy state!\n"); | |
237 | } | |
238 | ||
64e36824 | 239 | static u32 get_fifo_len(struct rockchip_spi *rs) |
240 | { | |
241 | u32 fifo; | |
242 | ||
243 | for (fifo = 2; fifo < 32; fifo++) { | |
244 | writel_relaxed(fifo, rs->regs + ROCKCHIP_SPI_TXFTLR); | |
245 | if (fifo != readl_relaxed(rs->regs + ROCKCHIP_SPI_TXFTLR)) | |
246 | break; | |
247 | } | |
248 | ||
249 | writel_relaxed(0, rs->regs + ROCKCHIP_SPI_TXFTLR); | |
250 | ||
251 | return (fifo == 31) ? 0 : fifo; | |
252 | } | |
253 | ||
254 | static inline u32 tx_max(struct rockchip_spi *rs) | |
255 | { | |
256 | u32 tx_left, tx_room; | |
257 | ||
258 | tx_left = (rs->tx_end - rs->tx) / rs->n_bytes; | |
259 | tx_room = rs->fifo_len - readl_relaxed(rs->regs + ROCKCHIP_SPI_TXFLR); | |
260 | ||
261 | return min(tx_left, tx_room); | |
262 | } | |
263 | ||
264 | static inline u32 rx_max(struct rockchip_spi *rs) | |
265 | { | |
266 | u32 rx_left = (rs->rx_end - rs->rx) / rs->n_bytes; | |
267 | u32 rx_room = (u32)readl_relaxed(rs->regs + ROCKCHIP_SPI_RXFLR); | |
268 | ||
269 | return min(rx_left, rx_room); | |
270 | } | |
271 | ||
272 | static void rockchip_spi_set_cs(struct spi_device *spi, bool enable) | |
273 | { | |
b920cc31 HH |
274 | struct spi_master *master = spi->master; |
275 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
aa099382 | 276 | bool cs_asserted = !enable; |
b920cc31 | 277 | |
aa099382 JC |
278 | /* Return immediately for no-op */ |
279 | if (cs_asserted == rs->cs_asserted[spi->chip_select]) | |
280 | return; | |
64e36824 | 281 | |
aa099382 JC |
282 | if (cs_asserted) { |
283 | /* Keep things powered as long as CS is asserted */ | |
284 | pm_runtime_get_sync(rs->dev); | |
64e36824 | 285 | |
aa099382 JC |
286 | ROCKCHIP_SPI_SET_BITS(rs->regs + ROCKCHIP_SPI_SER, |
287 | BIT(spi->chip_select)); | |
288 | } else { | |
289 | ROCKCHIP_SPI_CLR_BITS(rs->regs + ROCKCHIP_SPI_SER, | |
290 | BIT(spi->chip_select)); | |
64e36824 | 291 | |
aa099382 JC |
292 | /* Drop reference from when we first asserted CS */ |
293 | pm_runtime_put(rs->dev); | |
294 | } | |
b920cc31 | 295 | |
aa099382 | 296 | rs->cs_asserted[spi->chip_select] = cs_asserted; |
64e36824 | 297 | } |
298 | ||
299 | static int rockchip_spi_prepare_message(struct spi_master *master, | |
5dcc44ed | 300 | struct spi_message *msg) |
64e36824 | 301 | { |
302 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
303 | struct spi_device *spi = msg->spi; | |
304 | ||
64e36824 | 305 | rs->mode = spi->mode; |
306 | ||
307 | return 0; | |
308 | } | |
309 | ||
2291793c AS |
310 | static void rockchip_spi_handle_err(struct spi_master *master, |
311 | struct spi_message *msg) | |
64e36824 | 312 | { |
313 | unsigned long flags; | |
314 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
315 | ||
316 | spin_lock_irqsave(&rs->lock, flags); | |
317 | ||
5dcc44ed AK |
318 | /* |
319 | * For DMA mode, we need terminate DMA channel and flush | |
320 | * fifo for the next transfer if DMA thansfer timeout. | |
2291793c AS |
321 | * handle_err() was called by core if transfer failed. |
322 | * Maybe it is reasonable for error handling here. | |
5dcc44ed | 323 | */ |
64e36824 | 324 | if (rs->use_dma) { |
325 | if (rs->state & RXBUSY) { | |
557b7ea3 | 326 | dmaengine_terminate_async(rs->dma_rx.ch); |
64e36824 | 327 | flush_fifo(rs); |
328 | } | |
329 | ||
330 | if (rs->state & TXBUSY) | |
557b7ea3 | 331 | dmaengine_terminate_async(rs->dma_tx.ch); |
64e36824 | 332 | } |
333 | ||
334 | spin_unlock_irqrestore(&rs->lock, flags); | |
2291793c AS |
335 | } |
336 | ||
337 | static int rockchip_spi_unprepare_message(struct spi_master *master, | |
338 | struct spi_message *msg) | |
339 | { | |
340 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
64e36824 | 341 | |
30688e4e | 342 | spi_enable_chip(rs, false); |
c28be31b | 343 | |
64e36824 | 344 | return 0; |
345 | } | |
346 | ||
347 | static void rockchip_spi_pio_writer(struct rockchip_spi *rs) | |
348 | { | |
349 | u32 max = tx_max(rs); | |
350 | u32 txw = 0; | |
351 | ||
352 | while (max--) { | |
353 | if (rs->n_bytes == 1) | |
354 | txw = *(u8 *)(rs->tx); | |
355 | else | |
356 | txw = *(u16 *)(rs->tx); | |
357 | ||
358 | writel_relaxed(txw, rs->regs + ROCKCHIP_SPI_TXDR); | |
359 | rs->tx += rs->n_bytes; | |
360 | } | |
361 | } | |
362 | ||
363 | static void rockchip_spi_pio_reader(struct rockchip_spi *rs) | |
364 | { | |
365 | u32 max = rx_max(rs); | |
366 | u32 rxw; | |
367 | ||
368 | while (max--) { | |
369 | rxw = readl_relaxed(rs->regs + ROCKCHIP_SPI_RXDR); | |
370 | if (rs->n_bytes == 1) | |
371 | *(u8 *)(rs->rx) = (u8)rxw; | |
372 | else | |
373 | *(u16 *)(rs->rx) = (u16)rxw; | |
374 | rs->rx += rs->n_bytes; | |
5dcc44ed | 375 | } |
64e36824 | 376 | } |
377 | ||
378 | static int rockchip_spi_pio_transfer(struct rockchip_spi *rs) | |
379 | { | |
380 | int remain = 0; | |
381 | ||
30688e4e | 382 | spi_enable_chip(rs, true); |
a3c17402 | 383 | |
64e36824 | 384 | do { |
385 | if (rs->tx) { | |
386 | remain = rs->tx_end - rs->tx; | |
387 | rockchip_spi_pio_writer(rs); | |
388 | } | |
389 | ||
390 | if (rs->rx) { | |
391 | remain = rs->rx_end - rs->rx; | |
392 | rockchip_spi_pio_reader(rs); | |
393 | } | |
394 | ||
395 | cpu_relax(); | |
396 | } while (remain); | |
397 | ||
2df08e78 AK |
398 | /* If tx, wait until the FIFO data completely. */ |
399 | if (rs->tx) | |
400 | wait_for_idle(rs); | |
401 | ||
30688e4e | 402 | spi_enable_chip(rs, false); |
c28be31b | 403 | |
64e36824 | 404 | return 0; |
405 | } | |
406 | ||
407 | static void rockchip_spi_dma_rxcb(void *data) | |
408 | { | |
409 | unsigned long flags; | |
410 | struct rockchip_spi *rs = data; | |
411 | ||
412 | spin_lock_irqsave(&rs->lock, flags); | |
413 | ||
414 | rs->state &= ~RXBUSY; | |
c28be31b | 415 | if (!(rs->state & TXBUSY)) { |
30688e4e | 416 | spi_enable_chip(rs, false); |
64e36824 | 417 | spi_finalize_current_transfer(rs->master); |
c28be31b | 418 | } |
64e36824 | 419 | |
420 | spin_unlock_irqrestore(&rs->lock, flags); | |
421 | } | |
422 | ||
423 | static void rockchip_spi_dma_txcb(void *data) | |
424 | { | |
425 | unsigned long flags; | |
426 | struct rockchip_spi *rs = data; | |
427 | ||
2df08e78 AK |
428 | /* Wait until the FIFO data completely. */ |
429 | wait_for_idle(rs); | |
430 | ||
64e36824 | 431 | spin_lock_irqsave(&rs->lock, flags); |
432 | ||
433 | rs->state &= ~TXBUSY; | |
2c2bc748 | 434 | if (!(rs->state & RXBUSY)) { |
30688e4e | 435 | spi_enable_chip(rs, false); |
64e36824 | 436 | spi_finalize_current_transfer(rs->master); |
2c2bc748 | 437 | } |
64e36824 | 438 | |
439 | spin_unlock_irqrestore(&rs->lock, flags); | |
440 | } | |
441 | ||
ea984911 | 442 | static int rockchip_spi_prepare_dma(struct rockchip_spi *rs) |
64e36824 | 443 | { |
444 | unsigned long flags; | |
64e36824 | 445 | struct dma_async_tx_descriptor *rxdesc, *txdesc; |
446 | ||
447 | spin_lock_irqsave(&rs->lock, flags); | |
448 | rs->state &= ~RXBUSY; | |
449 | rs->state &= ~TXBUSY; | |
450 | spin_unlock_irqrestore(&rs->lock, flags); | |
451 | ||
97cf5669 | 452 | rxdesc = NULL; |
64e36824 | 453 | if (rs->rx) { |
31bcb57b ERB |
454 | struct dma_slave_config rxconf = { |
455 | .direction = DMA_DEV_TO_MEM, | |
456 | .src_addr = rs->dma_rx.addr, | |
457 | .src_addr_width = rs->n_bytes, | |
458 | .src_maxburst = 1, | |
459 | }; | |
460 | ||
64e36824 | 461 | dmaengine_slave_config(rs->dma_rx.ch, &rxconf); |
462 | ||
5dcc44ed AK |
463 | rxdesc = dmaengine_prep_slave_sg( |
464 | rs->dma_rx.ch, | |
64e36824 | 465 | rs->rx_sg.sgl, rs->rx_sg.nents, |
d9071b7e | 466 | DMA_DEV_TO_MEM, DMA_PREP_INTERRUPT); |
ea984911 SL |
467 | if (!rxdesc) |
468 | return -EINVAL; | |
64e36824 | 469 | |
470 | rxdesc->callback = rockchip_spi_dma_rxcb; | |
471 | rxdesc->callback_param = rs; | |
472 | } | |
473 | ||
97cf5669 | 474 | txdesc = NULL; |
64e36824 | 475 | if (rs->tx) { |
31bcb57b ERB |
476 | struct dma_slave_config txconf = { |
477 | .direction = DMA_MEM_TO_DEV, | |
478 | .dst_addr = rs->dma_tx.addr, | |
479 | .dst_addr_width = rs->n_bytes, | |
480 | .dst_maxburst = rs->fifo_len / 2, | |
481 | }; | |
482 | ||
64e36824 | 483 | dmaengine_slave_config(rs->dma_tx.ch, &txconf); |
484 | ||
5dcc44ed AK |
485 | txdesc = dmaengine_prep_slave_sg( |
486 | rs->dma_tx.ch, | |
64e36824 | 487 | rs->tx_sg.sgl, rs->tx_sg.nents, |
d9071b7e | 488 | DMA_MEM_TO_DEV, DMA_PREP_INTERRUPT); |
ea984911 SL |
489 | if (!txdesc) { |
490 | if (rxdesc) | |
491 | dmaengine_terminate_sync(rs->dma_rx.ch); | |
492 | return -EINVAL; | |
493 | } | |
64e36824 | 494 | |
495 | txdesc->callback = rockchip_spi_dma_txcb; | |
496 | txdesc->callback_param = rs; | |
497 | } | |
498 | ||
499 | /* rx must be started before tx due to spi instinct */ | |
97cf5669 | 500 | if (rxdesc) { |
64e36824 | 501 | spin_lock_irqsave(&rs->lock, flags); |
502 | rs->state |= RXBUSY; | |
503 | spin_unlock_irqrestore(&rs->lock, flags); | |
504 | dmaengine_submit(rxdesc); | |
505 | dma_async_issue_pending(rs->dma_rx.ch); | |
506 | } | |
507 | ||
30688e4e | 508 | spi_enable_chip(rs, true); |
a3c17402 | 509 | |
97cf5669 | 510 | if (txdesc) { |
64e36824 | 511 | spin_lock_irqsave(&rs->lock, flags); |
512 | rs->state |= TXBUSY; | |
513 | spin_unlock_irqrestore(&rs->lock, flags); | |
514 | dmaengine_submit(txdesc); | |
515 | dma_async_issue_pending(rs->dma_tx.ch); | |
516 | } | |
ea984911 | 517 | |
a3c17402 ERB |
518 | /* 1 means the transfer is in progress */ |
519 | return 1; | |
64e36824 | 520 | } |
521 | ||
522 | static void rockchip_spi_config(struct rockchip_spi *rs) | |
523 | { | |
524 | u32 div = 0; | |
525 | u32 dmacr = 0; | |
76b17e6e | 526 | int rsd = 0; |
64e36824 | 527 | |
528 | u32 cr0 = (CR0_BHT_8BIT << CR0_BHT_OFFSET) | |
0277e01a AK |
529 | | (CR0_SSD_ONE << CR0_SSD_OFFSET) |
530 | | (CR0_EM_BIG << CR0_EM_OFFSET); | |
64e36824 | 531 | |
532 | cr0 |= (rs->n_bytes << CR0_DFS_OFFSET); | |
533 | cr0 |= ((rs->mode & 0x3) << CR0_SCPH_OFFSET); | |
534 | cr0 |= (rs->tmode << CR0_XFM_OFFSET); | |
535 | cr0 |= (rs->type << CR0_FRF_OFFSET); | |
536 | ||
537 | if (rs->use_dma) { | |
538 | if (rs->tx) | |
539 | dmacr |= TF_DMA_EN; | |
540 | if (rs->rx) | |
541 | dmacr |= RF_DMA_EN; | |
542 | } | |
543 | ||
f9cfd522 AK |
544 | if (WARN_ON(rs->speed > MAX_SCLK_OUT)) |
545 | rs->speed = MAX_SCLK_OUT; | |
546 | ||
bb51537a | 547 | /* the minimum divisor is 2 */ |
f9cfd522 AK |
548 | if (rs->max_freq < 2 * rs->speed) { |
549 | clk_set_rate(rs->spiclk, 2 * rs->speed); | |
550 | rs->max_freq = clk_get_rate(rs->spiclk); | |
551 | } | |
552 | ||
64e36824 | 553 | /* div doesn't support odd number */ |
754ec43c | 554 | div = DIV_ROUND_UP(rs->max_freq, rs->speed); |
64e36824 | 555 | div = (div + 1) & 0xfffe; |
556 | ||
76b17e6e JW |
557 | /* Rx sample delay is expressed in parent clock cycles (max 3) */ |
558 | rsd = DIV_ROUND_CLOSEST(rs->rsd_nsecs * (rs->max_freq >> 8), | |
559 | 1000000000 >> 8); | |
560 | if (!rsd && rs->rsd_nsecs) { | |
561 | pr_warn_once("rockchip-spi: %u Hz are too slow to express %u ns delay\n", | |
562 | rs->max_freq, rs->rsd_nsecs); | |
563 | } else if (rsd > 3) { | |
564 | rsd = 3; | |
565 | pr_warn_once("rockchip-spi: %u Hz are too fast to express %u ns delay, clamping at %u ns\n", | |
566 | rs->max_freq, rs->rsd_nsecs, | |
567 | rsd * 1000000000U / rs->max_freq); | |
568 | } | |
569 | cr0 |= rsd << CR0_RSD_OFFSET; | |
570 | ||
64e36824 | 571 | writel_relaxed(cr0, rs->regs + ROCKCHIP_SPI_CTRLR0); |
572 | ||
04b37d2d HH |
573 | if (rs->n_bytes == 1) |
574 | writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1); | |
575 | else if (rs->n_bytes == 2) | |
576 | writel_relaxed((rs->len / 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1); | |
577 | else | |
578 | writel_relaxed((rs->len * 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1); | |
579 | ||
64e36824 | 580 | writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_TXFTLR); |
581 | writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_RXFTLR); | |
582 | ||
dcfc861d | 583 | writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_DMATDLR); |
64e36824 | 584 | writel_relaxed(0, rs->regs + ROCKCHIP_SPI_DMARDLR); |
585 | writel_relaxed(dmacr, rs->regs + ROCKCHIP_SPI_DMACR); | |
586 | ||
587 | spi_set_clk(rs, div); | |
588 | ||
5dcc44ed | 589 | dev_dbg(rs->dev, "cr0 0x%x, div %d\n", cr0, div); |
64e36824 | 590 | } |
591 | ||
5185a81c BN |
592 | static size_t rockchip_spi_max_transfer_size(struct spi_device *spi) |
593 | { | |
594 | return ROCKCHIP_SPI_MAX_TRANLEN; | |
595 | } | |
596 | ||
5dcc44ed AK |
597 | static int rockchip_spi_transfer_one( |
598 | struct spi_master *master, | |
64e36824 | 599 | struct spi_device *spi, |
600 | struct spi_transfer *xfer) | |
601 | { | |
64e36824 | 602 | struct rockchip_spi *rs = spi_master_get_devdata(master); |
603 | ||
62946172 DA |
604 | WARN_ON(readl_relaxed(rs->regs + ROCKCHIP_SPI_SSIENR) && |
605 | (readl_relaxed(rs->regs + ROCKCHIP_SPI_SR) & SR_BUSY)); | |
64e36824 | 606 | |
607 | if (!xfer->tx_buf && !xfer->rx_buf) { | |
608 | dev_err(rs->dev, "No buffer for transfer\n"); | |
609 | return -EINVAL; | |
610 | } | |
611 | ||
5185a81c BN |
612 | if (xfer->len > ROCKCHIP_SPI_MAX_TRANLEN) { |
613 | dev_err(rs->dev, "Transfer is too long (%d)\n", xfer->len); | |
614 | return -EINVAL; | |
615 | } | |
616 | ||
64e36824 | 617 | rs->speed = xfer->speed_hz; |
618 | rs->bpw = xfer->bits_per_word; | |
619 | rs->n_bytes = rs->bpw >> 3; | |
620 | ||
621 | rs->tx = xfer->tx_buf; | |
622 | rs->tx_end = rs->tx + xfer->len; | |
623 | rs->rx = xfer->rx_buf; | |
624 | rs->rx_end = rs->rx + xfer->len; | |
625 | rs->len = xfer->len; | |
626 | ||
627 | rs->tx_sg = xfer->tx_sg; | |
628 | rs->rx_sg = xfer->rx_sg; | |
629 | ||
64e36824 | 630 | if (rs->tx && rs->rx) |
631 | rs->tmode = CR0_XFM_TR; | |
632 | else if (rs->tx) | |
633 | rs->tmode = CR0_XFM_TO; | |
634 | else if (rs->rx) | |
635 | rs->tmode = CR0_XFM_RO; | |
636 | ||
a24e70c0 | 637 | /* we need prepare dma before spi was enabled */ |
c28be31b | 638 | if (master->can_dma && master->can_dma(master, spi, xfer)) |
f340b920 | 639 | rs->use_dma = true; |
c28be31b | 640 | else |
f340b920 | 641 | rs->use_dma = false; |
64e36824 | 642 | |
643 | rockchip_spi_config(rs); | |
644 | ||
a3c17402 ERB |
645 | if (rs->use_dma) |
646 | return rockchip_spi_prepare_dma(rs); | |
64e36824 | 647 | |
a3c17402 | 648 | return rockchip_spi_pio_transfer(rs); |
64e36824 | 649 | } |
650 | ||
651 | static bool rockchip_spi_can_dma(struct spi_master *master, | |
5dcc44ed AK |
652 | struct spi_device *spi, |
653 | struct spi_transfer *xfer) | |
64e36824 | 654 | { |
655 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
656 | ||
657 | return (xfer->len > rs->fifo_len); | |
658 | } | |
659 | ||
660 | static int rockchip_spi_probe(struct platform_device *pdev) | |
661 | { | |
43de979d | 662 | int ret; |
64e36824 | 663 | struct rockchip_spi *rs; |
664 | struct spi_master *master; | |
665 | struct resource *mem; | |
76b17e6e | 666 | u32 rsd_nsecs; |
64e36824 | 667 | |
668 | master = spi_alloc_master(&pdev->dev, sizeof(struct rockchip_spi)); | |
5dcc44ed | 669 | if (!master) |
64e36824 | 670 | return -ENOMEM; |
5dcc44ed | 671 | |
64e36824 | 672 | platform_set_drvdata(pdev, master); |
673 | ||
674 | rs = spi_master_get_devdata(master); | |
64e36824 | 675 | |
676 | /* Get basic io resource and map it */ | |
677 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
678 | rs->regs = devm_ioremap_resource(&pdev->dev, mem); | |
679 | if (IS_ERR(rs->regs)) { | |
64e36824 | 680 | ret = PTR_ERR(rs->regs); |
c351587e | 681 | goto err_put_master; |
64e36824 | 682 | } |
683 | ||
684 | rs->apb_pclk = devm_clk_get(&pdev->dev, "apb_pclk"); | |
685 | if (IS_ERR(rs->apb_pclk)) { | |
686 | dev_err(&pdev->dev, "Failed to get apb_pclk\n"); | |
687 | ret = PTR_ERR(rs->apb_pclk); | |
c351587e | 688 | goto err_put_master; |
64e36824 | 689 | } |
690 | ||
691 | rs->spiclk = devm_clk_get(&pdev->dev, "spiclk"); | |
692 | if (IS_ERR(rs->spiclk)) { | |
693 | dev_err(&pdev->dev, "Failed to get spi_pclk\n"); | |
694 | ret = PTR_ERR(rs->spiclk); | |
c351587e | 695 | goto err_put_master; |
64e36824 | 696 | } |
697 | ||
698 | ret = clk_prepare_enable(rs->apb_pclk); | |
43de979d | 699 | if (ret < 0) { |
64e36824 | 700 | dev_err(&pdev->dev, "Failed to enable apb_pclk\n"); |
c351587e | 701 | goto err_put_master; |
64e36824 | 702 | } |
703 | ||
704 | ret = clk_prepare_enable(rs->spiclk); | |
43de979d | 705 | if (ret < 0) { |
64e36824 | 706 | dev_err(&pdev->dev, "Failed to enable spi_clk\n"); |
c351587e | 707 | goto err_disable_apbclk; |
64e36824 | 708 | } |
709 | ||
30688e4e | 710 | spi_enable_chip(rs, false); |
64e36824 | 711 | |
712 | rs->type = SSI_MOTO_SPI; | |
713 | rs->master = master; | |
714 | rs->dev = &pdev->dev; | |
715 | rs->max_freq = clk_get_rate(rs->spiclk); | |
716 | ||
76b17e6e JW |
717 | if (!of_property_read_u32(pdev->dev.of_node, "rx-sample-delay-ns", |
718 | &rsd_nsecs)) | |
719 | rs->rsd_nsecs = rsd_nsecs; | |
720 | ||
64e36824 | 721 | rs->fifo_len = get_fifo_len(rs); |
722 | if (!rs->fifo_len) { | |
723 | dev_err(&pdev->dev, "Failed to get fifo length\n"); | |
db7e8d90 | 724 | ret = -EINVAL; |
c351587e | 725 | goto err_disable_spiclk; |
64e36824 | 726 | } |
727 | ||
728 | spin_lock_init(&rs->lock); | |
729 | ||
730 | pm_runtime_set_active(&pdev->dev); | |
731 | pm_runtime_enable(&pdev->dev); | |
732 | ||
733 | master->auto_runtime_pm = true; | |
734 | master->bus_num = pdev->id; | |
ee780997 | 735 | master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_LOOP; |
aa099382 | 736 | master->num_chipselect = ROCKCHIP_SPI_MAX_CS_NUM; |
64e36824 | 737 | master->dev.of_node = pdev->dev.of_node; |
738 | master->bits_per_word_mask = SPI_BPW_MASK(16) | SPI_BPW_MASK(8); | |
739 | ||
740 | master->set_cs = rockchip_spi_set_cs; | |
741 | master->prepare_message = rockchip_spi_prepare_message; | |
742 | master->unprepare_message = rockchip_spi_unprepare_message; | |
743 | master->transfer_one = rockchip_spi_transfer_one; | |
5185a81c | 744 | master->max_transfer_size = rockchip_spi_max_transfer_size; |
2291793c | 745 | master->handle_err = rockchip_spi_handle_err; |
c863795c | 746 | master->flags = SPI_MASTER_GPIO_SS; |
64e36824 | 747 | |
e4c0e06f SL |
748 | rs->dma_tx.ch = dma_request_chan(rs->dev, "tx"); |
749 | if (IS_ERR(rs->dma_tx.ch)) { | |
61cadcf4 SL |
750 | /* Check tx to see if we need defer probing driver */ |
751 | if (PTR_ERR(rs->dma_tx.ch) == -EPROBE_DEFER) { | |
752 | ret = -EPROBE_DEFER; | |
c351587e | 753 | goto err_disable_pm_runtime; |
61cadcf4 | 754 | } |
64e36824 | 755 | dev_warn(rs->dev, "Failed to request TX DMA channel\n"); |
e4c0e06f | 756 | rs->dma_tx.ch = NULL; |
61cadcf4 | 757 | } |
64e36824 | 758 | |
e4c0e06f SL |
759 | rs->dma_rx.ch = dma_request_chan(rs->dev, "rx"); |
760 | if (IS_ERR(rs->dma_rx.ch)) { | |
761 | if (PTR_ERR(rs->dma_rx.ch) == -EPROBE_DEFER) { | |
e4c0e06f | 762 | ret = -EPROBE_DEFER; |
5de7ed0c | 763 | goto err_free_dma_tx; |
64e36824 | 764 | } |
765 | dev_warn(rs->dev, "Failed to request RX DMA channel\n"); | |
e4c0e06f | 766 | rs->dma_rx.ch = NULL; |
64e36824 | 767 | } |
768 | ||
769 | if (rs->dma_tx.ch && rs->dma_rx.ch) { | |
770 | rs->dma_tx.addr = (dma_addr_t)(mem->start + ROCKCHIP_SPI_TXDR); | |
771 | rs->dma_rx.addr = (dma_addr_t)(mem->start + ROCKCHIP_SPI_RXDR); | |
64e36824 | 772 | |
773 | master->can_dma = rockchip_spi_can_dma; | |
774 | master->dma_tx = rs->dma_tx.ch; | |
775 | master->dma_rx = rs->dma_rx.ch; | |
776 | } | |
777 | ||
778 | ret = devm_spi_register_master(&pdev->dev, master); | |
43de979d | 779 | if (ret < 0) { |
64e36824 | 780 | dev_err(&pdev->dev, "Failed to register master\n"); |
c351587e | 781 | goto err_free_dma_rx; |
64e36824 | 782 | } |
783 | ||
64e36824 | 784 | return 0; |
785 | ||
c351587e | 786 | err_free_dma_rx: |
64e36824 | 787 | if (rs->dma_rx.ch) |
788 | dma_release_channel(rs->dma_rx.ch); | |
5de7ed0c DC |
789 | err_free_dma_tx: |
790 | if (rs->dma_tx.ch) | |
791 | dma_release_channel(rs->dma_tx.ch); | |
c351587e JC |
792 | err_disable_pm_runtime: |
793 | pm_runtime_disable(&pdev->dev); | |
794 | err_disable_spiclk: | |
64e36824 | 795 | clk_disable_unprepare(rs->spiclk); |
c351587e | 796 | err_disable_apbclk: |
64e36824 | 797 | clk_disable_unprepare(rs->apb_pclk); |
c351587e | 798 | err_put_master: |
64e36824 | 799 | spi_master_put(master); |
800 | ||
801 | return ret; | |
802 | } | |
803 | ||
804 | static int rockchip_spi_remove(struct platform_device *pdev) | |
805 | { | |
806 | struct spi_master *master = spi_master_get(platform_get_drvdata(pdev)); | |
807 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
808 | ||
6a06e895 | 809 | pm_runtime_get_sync(&pdev->dev); |
64e36824 | 810 | |
811 | clk_disable_unprepare(rs->spiclk); | |
812 | clk_disable_unprepare(rs->apb_pclk); | |
813 | ||
6a06e895 JC |
814 | pm_runtime_put_noidle(&pdev->dev); |
815 | pm_runtime_disable(&pdev->dev); | |
816 | pm_runtime_set_suspended(&pdev->dev); | |
817 | ||
64e36824 | 818 | if (rs->dma_tx.ch) |
819 | dma_release_channel(rs->dma_tx.ch); | |
820 | if (rs->dma_rx.ch) | |
821 | dma_release_channel(rs->dma_rx.ch); | |
822 | ||
844c9f47 SL |
823 | spi_master_put(master); |
824 | ||
64e36824 | 825 | return 0; |
826 | } | |
827 | ||
828 | #ifdef CONFIG_PM_SLEEP | |
829 | static int rockchip_spi_suspend(struct device *dev) | |
830 | { | |
43de979d | 831 | int ret; |
64e36824 | 832 | struct spi_master *master = dev_get_drvdata(dev); |
833 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
834 | ||
835 | ret = spi_master_suspend(rs->master); | |
43de979d | 836 | if (ret < 0) |
64e36824 | 837 | return ret; |
838 | ||
d38c4ae1 JC |
839 | ret = pm_runtime_force_suspend(dev); |
840 | if (ret < 0) | |
841 | return ret; | |
64e36824 | 842 | |
23e291c2 BN |
843 | pinctrl_pm_select_sleep_state(dev); |
844 | ||
43de979d | 845 | return 0; |
64e36824 | 846 | } |
847 | ||
848 | static int rockchip_spi_resume(struct device *dev) | |
849 | { | |
43de979d | 850 | int ret; |
64e36824 | 851 | struct spi_master *master = dev_get_drvdata(dev); |
852 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
853 | ||
23e291c2 BN |
854 | pinctrl_pm_select_default_state(dev); |
855 | ||
d38c4ae1 JC |
856 | ret = pm_runtime_force_resume(dev); |
857 | if (ret < 0) | |
858 | return ret; | |
64e36824 | 859 | |
860 | ret = spi_master_resume(rs->master); | |
861 | if (ret < 0) { | |
862 | clk_disable_unprepare(rs->spiclk); | |
863 | clk_disable_unprepare(rs->apb_pclk); | |
864 | } | |
865 | ||
43de979d | 866 | return 0; |
64e36824 | 867 | } |
868 | #endif /* CONFIG_PM_SLEEP */ | |
869 | ||
ec833050 | 870 | #ifdef CONFIG_PM |
64e36824 | 871 | static int rockchip_spi_runtime_suspend(struct device *dev) |
872 | { | |
873 | struct spi_master *master = dev_get_drvdata(dev); | |
874 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
875 | ||
876 | clk_disable_unprepare(rs->spiclk); | |
877 | clk_disable_unprepare(rs->apb_pclk); | |
878 | ||
879 | return 0; | |
880 | } | |
881 | ||
882 | static int rockchip_spi_runtime_resume(struct device *dev) | |
883 | { | |
884 | int ret; | |
885 | struct spi_master *master = dev_get_drvdata(dev); | |
886 | struct rockchip_spi *rs = spi_master_get_devdata(master); | |
887 | ||
888 | ret = clk_prepare_enable(rs->apb_pclk); | |
43de979d | 889 | if (ret < 0) |
64e36824 | 890 | return ret; |
891 | ||
892 | ret = clk_prepare_enable(rs->spiclk); | |
43de979d | 893 | if (ret < 0) |
64e36824 | 894 | clk_disable_unprepare(rs->apb_pclk); |
895 | ||
43de979d | 896 | return 0; |
64e36824 | 897 | } |
ec833050 | 898 | #endif /* CONFIG_PM */ |
64e36824 | 899 | |
900 | static const struct dev_pm_ops rockchip_spi_pm = { | |
901 | SET_SYSTEM_SLEEP_PM_OPS(rockchip_spi_suspend, rockchip_spi_resume) | |
902 | SET_RUNTIME_PM_OPS(rockchip_spi_runtime_suspend, | |
903 | rockchip_spi_runtime_resume, NULL) | |
904 | }; | |
905 | ||
906 | static const struct of_device_id rockchip_spi_dt_match[] = { | |
6b860e69 | 907 | { .compatible = "rockchip,rv1108-spi", }, |
aa29ea3d | 908 | { .compatible = "rockchip,rk3036-spi", }, |
64e36824 | 909 | { .compatible = "rockchip,rk3066-spi", }, |
b839b785 | 910 | { .compatible = "rockchip,rk3188-spi", }, |
aa29ea3d | 911 | { .compatible = "rockchip,rk3228-spi", }, |
b839b785 | 912 | { .compatible = "rockchip,rk3288-spi", }, |
aa29ea3d | 913 | { .compatible = "rockchip,rk3368-spi", }, |
9b7a5622 | 914 | { .compatible = "rockchip,rk3399-spi", }, |
64e36824 | 915 | { }, |
916 | }; | |
917 | MODULE_DEVICE_TABLE(of, rockchip_spi_dt_match); | |
918 | ||
919 | static struct platform_driver rockchip_spi_driver = { | |
920 | .driver = { | |
921 | .name = DRIVER_NAME, | |
64e36824 | 922 | .pm = &rockchip_spi_pm, |
923 | .of_match_table = of_match_ptr(rockchip_spi_dt_match), | |
924 | }, | |
925 | .probe = rockchip_spi_probe, | |
926 | .remove = rockchip_spi_remove, | |
927 | }; | |
928 | ||
929 | module_platform_driver(rockchip_spi_driver); | |
930 | ||
5dcc44ed | 931 | MODULE_AUTHOR("Addy Ke <addy.ke@rock-chips.com>"); |
64e36824 | 932 | MODULE_DESCRIPTION("ROCKCHIP SPI Controller Driver"); |
933 | MODULE_LICENSE("GPL v2"); |