]> git.proxmox.com Git - mirror_qemu.git/blame - hw/char/debugcon.c
hw/fsi: Introduce IBM's scratchpad device
[mirror_qemu.git] / hw / char / debugcon.c
CommitLineData
c9f398e5
PA
1/*
2 * QEMU Bochs-style debug console ("port E9") emulation
3 *
4 * Copyright (c) 2003-2004 Fabrice Bellard
5 * Copyright (c) 2008 Citrix Systems, Inc.
6 * Copyright (c) Intel Corporation; author: H. Peter Anvin
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a copy
9 * of this software and associated documentation files (the "Software"), to deal
10 * in the Software without restriction, including without limitation the rights
11 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
12 * copies of the Software, and to permit persons to whom the Software is
13 * furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice shall be included in
16 * all copies or substantial portions of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
23 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
24 * THE SOFTWARE.
25 */
26
b6a0aa05 27#include "qemu/osdep.h"
da34e65c 28#include "qapi/error.h"
0b8fa32f 29#include "qemu/module.h"
4d43a603 30#include "chardev/char-fe.h"
0d09e41a 31#include "hw/isa/isa.h"
a27bd6c7 32#include "hw/qdev-properties.h"
ce35e229 33#include "hw/qdev-properties-system.h"
db1015e9 34#include "qom/object.h"
c9f398e5 35
e8ba1ce9 36#define TYPE_ISA_DEBUGCON_DEVICE "isa-debugcon"
8063396b 37OBJECT_DECLARE_SIMPLE_TYPE(ISADebugconState, ISA_DEBUGCON_DEVICE)
e8ba1ce9 38
c9f398e5
PA
39//#define DEBUG_DEBUGCON
40
41typedef struct DebugconState {
e8ba1ce9 42 MemoryRegion io;
becdfa00 43 CharBackend chr;
c9f398e5
PA
44 uint32_t readback;
45} DebugconState;
46
db1015e9 47struct ISADebugconState {
e8ba1ce9
GH
48 ISADevice parent_obj;
49
c9f398e5
PA
50 uint32_t iobase;
51 DebugconState state;
db1015e9 52};
c9f398e5 53
e8ba1ce9
GH
54static void debugcon_ioport_write(void *opaque, hwaddr addr, uint64_t val,
55 unsigned width)
c9f398e5
PA
56{
57 DebugconState *s = opaque;
58 unsigned char ch = val;
59
60#ifdef DEBUG_DEBUGCON
668fca91 61 printf(" [debugcon: write addr=0x%04" HWADDR_PRIx " val=0x%02" PRIx64 "]\n", addr, val);
c9f398e5
PA
62#endif
63
6ab3fc32
DB
64 /* XXX this blocks entire thread. Rewrite to use
65 * qemu_chr_fe_write and background I/O callbacks */
5345fdb4 66 qemu_chr_fe_write_all(&s->chr, &ch, 1);
c9f398e5
PA
67}
68
69
e8ba1ce9 70static uint64_t debugcon_ioport_read(void *opaque, hwaddr addr, unsigned width)
c9f398e5
PA
71{
72 DebugconState *s = opaque;
73
74#ifdef DEBUG_DEBUGCON
668fca91 75 printf("debugcon: read addr=0x%04" HWADDR_PRIx "\n", addr);
c9f398e5
PA
76#endif
77
78 return s->readback;
79}
80
e8ba1ce9
GH
81static const MemoryRegionOps debugcon_ops = {
82 .read = debugcon_ioport_read,
83 .write = debugcon_ioport_write,
84 .valid.min_access_size = 1,
85 .valid.max_access_size = 1,
86 .endianness = DEVICE_LITTLE_ENDIAN,
87};
88
db895a1e 89static void debugcon_realize_core(DebugconState *s, Error **errp)
c9f398e5 90{
30650701 91 if (!qemu_chr_fe_backend_connected(&s->chr)) {
db895a1e
AF
92 error_setg(errp, "Can't create debugcon device, empty char device");
93 return;
c9f398e5
PA
94 }
95
81517ba3 96 qemu_chr_fe_set_handlers(&s->chr, NULL, NULL, NULL, NULL, s, NULL, true);
c9f398e5
PA
97}
98
db895a1e 99static void debugcon_isa_realizefn(DeviceState *dev, Error **errp)
c9f398e5 100{
db895a1e 101 ISADevice *d = ISA_DEVICE(dev);
e8ba1ce9 102 ISADebugconState *isa = ISA_DEBUGCON_DEVICE(dev);
c9f398e5 103 DebugconState *s = &isa->state;
db895a1e 104 Error *err = NULL;
c9f398e5 105
db895a1e
AF
106 debugcon_realize_core(s, &err);
107 if (err != NULL) {
108 error_propagate(errp, err);
109 return;
110 }
300b1fc6 111 memory_region_init_io(&s->io, OBJECT(dev), &debugcon_ops, s,
e8ba1ce9 112 TYPE_ISA_DEBUGCON_DEVICE, 1);
db895a1e 113 memory_region_add_subregion(isa_address_space_io(d),
e8ba1ce9 114 isa->iobase, &s->io);
c9f398e5
PA
115}
116
39bffca2 117static Property debugcon_isa_properties[] = {
c7bcc85d 118 DEFINE_PROP_UINT32("iobase", ISADebugconState, iobase, 0xe9),
39bffca2 119 DEFINE_PROP_CHR("chardev", ISADebugconState, state.chr),
c7bcc85d 120 DEFINE_PROP_UINT32("readback", ISADebugconState, state.readback, 0xe9),
39bffca2
AL
121 DEFINE_PROP_END_OF_LIST(),
122};
123
8f04ee08
AL
124static void debugcon_isa_class_initfn(ObjectClass *klass, void *data)
125{
39bffca2 126 DeviceClass *dc = DEVICE_CLASS(klass);
db895a1e
AF
127
128 dc->realize = debugcon_isa_realizefn;
4f67d30b 129 device_class_set_props(dc, debugcon_isa_properties);
125ee0ed 130 set_bit(DEVICE_CATEGORY_MISC, dc->categories);
8f04ee08
AL
131}
132
8c43a6f0 133static const TypeInfo debugcon_isa_info = {
e8ba1ce9 134 .name = TYPE_ISA_DEBUGCON_DEVICE,
39bffca2
AL
135 .parent = TYPE_ISA_DEVICE,
136 .instance_size = sizeof(ISADebugconState),
137 .class_init = debugcon_isa_class_initfn,
c9f398e5
PA
138};
139
83f7d43a 140static void debugcon_register_types(void)
c9f398e5 141{
39bffca2 142 type_register_static(&debugcon_isa_info);
c9f398e5
PA
143}
144
83f7d43a 145type_init(debugcon_register_types)