]>
Commit | Line | Data |
---|---|---|
48ebf2f9 IY |
1 | /* |
2 | * x3130_downstream.c | |
3 | * TI X3130 pci express downstream port switch | |
4 | * | |
5 | * Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp> | |
6 | * VA Linux Systems Japan K.K. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License along | |
19 | * with this program; if not, see <http://www.gnu.org/licenses/>. | |
20 | */ | |
21 | ||
97d5408f | 22 | #include "qemu/osdep.h" |
83c9f4ca PB |
23 | #include "hw/pci/pci_ids.h" |
24 | #include "hw/pci/msi.h" | |
25 | #include "hw/pci/pcie.h" | |
c6329a2d | 26 | #include "hw/pci/pcie_port.h" |
1108b2f8 | 27 | #include "qapi/error.h" |
0b8fa32f | 28 | #include "qemu/module.h" |
48ebf2f9 IY |
29 | |
30 | #define PCI_DEVICE_ID_TI_XIO3130D 0x8233 /* downstream port */ | |
31 | #define XIO3130_REVISION 0x1 | |
32 | #define XIO3130_MSI_OFFSET 0x70 | |
33 | #define XIO3130_MSI_SUPPORTED_FLAGS PCI_MSI_FLAGS_64BIT | |
34 | #define XIO3130_MSI_NR_VECTOR 1 | |
35 | #define XIO3130_SSVID_OFFSET 0x80 | |
36 | #define XIO3130_SSVID_SVID 0 | |
37 | #define XIO3130_SSVID_SSID 0 | |
38 | #define XIO3130_EXP_OFFSET 0x90 | |
39 | #define XIO3130_AER_OFFSET 0x100 | |
40 | ||
41 | static void xio3130_downstream_write_config(PCIDevice *d, uint32_t address, | |
42 | uint32_t val, int len) | |
43 | { | |
48ebf2f9 IY |
44 | pci_bridge_write_config(d, address, val, len); |
45 | pcie_cap_flr_write_config(d, address, val, len); | |
6bde6aaa | 46 | pcie_cap_slot_write_config(d, address, val, len); |
09b926d4 | 47 | pcie_aer_write_config(d, address, val, len); |
48ebf2f9 IY |
48 | } |
49 | ||
50 | static void xio3130_downstream_reset(DeviceState *qdev) | |
51 | { | |
40021f08 | 52 | PCIDevice *d = PCI_DEVICE(qdev); |
cbd2d434 | 53 | |
48ebf2f9 IY |
54 | pcie_cap_deverr_reset(d); |
55 | pcie_cap_slot_reset(d); | |
821be9db | 56 | pcie_cap_arifwd_reset(d); |
48ebf2f9 IY |
57 | pci_bridge_reset(qdev); |
58 | } | |
59 | ||
f8cd1b02 | 60 | static void xio3130_downstream_realize(PCIDevice *d, Error **errp) |
48ebf2f9 | 61 | { |
bcb75750 AF |
62 | PCIEPort *p = PCIE_PORT(d); |
63 | PCIESlot *s = PCIE_SLOT(d); | |
48ebf2f9 IY |
64 | int rc; |
65 | ||
9cfaa007 | 66 | pci_bridge_initfn(d, TYPE_PCIE_BUS); |
48ebf2f9 | 67 | pcie_port_init_reg(d); |
48ebf2f9 IY |
68 | |
69 | rc = msi_init(d, XIO3130_MSI_OFFSET, XIO3130_MSI_NR_VECTOR, | |
70 | XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_64BIT, | |
f8cd1b02 MZ |
71 | XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_MASKBIT, |
72 | errp); | |
48ebf2f9 | 73 | if (rc < 0) { |
1108b2f8 | 74 | assert(rc == -ENOTSUP); |
09b926d4 | 75 | goto err_bridge; |
48ebf2f9 | 76 | } |
52ea63de | 77 | |
48ebf2f9 | 78 | rc = pci_bridge_ssvid_init(d, XIO3130_SSVID_OFFSET, |
f8cd1b02 MZ |
79 | XIO3130_SSVID_SVID, XIO3130_SSVID_SSID, |
80 | errp); | |
48ebf2f9 | 81 | if (rc < 0) { |
09b926d4 | 82 | goto err_bridge; |
48ebf2f9 | 83 | } |
52ea63de | 84 | |
48ebf2f9 | 85 | rc = pcie_cap_init(d, XIO3130_EXP_OFFSET, PCI_EXP_TYPE_DOWNSTREAM, |
f8cd1b02 | 86 | p->port, errp); |
48ebf2f9 | 87 | if (rc < 0) { |
09b926d4 | 88 | goto err_msi; |
48ebf2f9 | 89 | } |
0ead87c8 | 90 | pcie_cap_flr_init(d); |
48ebf2f9 IY |
91 | pcie_cap_deverr_init(d); |
92 | pcie_cap_slot_init(d, s->slot); | |
52ea63de C |
93 | pcie_cap_arifwd_init(d); |
94 | ||
48ebf2f9 IY |
95 | pcie_chassis_create(s->chassis); |
96 | rc = pcie_chassis_add_slot(s); | |
97 | if (rc < 0) { | |
8b3d2634 | 98 | error_setg(errp, "Can't add chassis slot, error %d", rc); |
09b926d4 | 99 | goto err_pcie_cap; |
48ebf2f9 | 100 | } |
52ea63de | 101 | |
f18c697b | 102 | rc = pcie_aer_init(d, PCI_ERR_VER, XIO3130_AER_OFFSET, |
f8cd1b02 | 103 | PCI_ERR_SIZEOF, errp); |
09b926d4 IY |
104 | if (rc < 0) { |
105 | goto err; | |
106 | } | |
48ebf2f9 | 107 | |
f8cd1b02 | 108 | return; |
09b926d4 IY |
109 | |
110 | err: | |
111 | pcie_chassis_del_slot(s); | |
112 | err_pcie_cap: | |
113 | pcie_cap_exit(d); | |
114 | err_msi: | |
115 | msi_uninit(d); | |
116 | err_bridge: | |
f90c2bcd | 117 | pci_bridge_exitfn(d); |
48ebf2f9 IY |
118 | } |
119 | ||
f90c2bcd | 120 | static void xio3130_downstream_exitfn(PCIDevice *d) |
48ebf2f9 | 121 | { |
bcb75750 | 122 | PCIESlot *s = PCIE_SLOT(d); |
09b926d4 IY |
123 | |
124 | pcie_aer_exit(d); | |
125 | pcie_chassis_del_slot(s); | |
48ebf2f9 | 126 | pcie_cap_exit(d); |
09b926d4 | 127 | msi_uninit(d); |
f90c2bcd | 128 | pci_bridge_exitfn(d); |
48ebf2f9 IY |
129 | } |
130 | ||
f23b6bdc MA |
131 | static Property xio3130_downstream_props[] = { |
132 | DEFINE_PROP_BIT(COMPAT_PROP_PCP, PCIDevice, cap_present, | |
133 | QEMU_PCIE_SLTCAP_PCP_BITNR, true), | |
134 | DEFINE_PROP_END_OF_LIST() | |
135 | }; | |
136 | ||
48ebf2f9 IY |
137 | static const VMStateDescription vmstate_xio3130_downstream = { |
138 | .name = "xio3130-express-downstream-port", | |
9d6b9db1 | 139 | .priority = MIG_PRI_PCI_BUS, |
48ebf2f9 IY |
140 | .version_id = 1, |
141 | .minimum_version_id = 1, | |
6bde6aaa | 142 | .post_load = pcie_cap_slot_post_load, |
48ebf2f9 | 143 | .fields = (VMStateField[]) { |
20daa90a | 144 | VMSTATE_PCI_DEVICE(parent_obj.parent_obj.parent_obj, PCIESlot), |
bcb75750 AF |
145 | VMSTATE_STRUCT(parent_obj.parent_obj.parent_obj.exp.aer_log, |
146 | PCIESlot, 0, vmstate_pcie_aer_log, PCIEAERLog), | |
48ebf2f9 IY |
147 | VMSTATE_END_OF_LIST() |
148 | } | |
149 | }; | |
150 | ||
40021f08 AL |
151 | static void xio3130_downstream_class_init(ObjectClass *klass, void *data) |
152 | { | |
39bffca2 | 153 | DeviceClass *dc = DEVICE_CLASS(klass); |
40021f08 AL |
154 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); |
155 | ||
91f4c995 | 156 | k->is_bridge = true; |
40021f08 | 157 | k->config_write = xio3130_downstream_write_config; |
f8cd1b02 | 158 | k->realize = xio3130_downstream_realize; |
40021f08 AL |
159 | k->exit = xio3130_downstream_exitfn; |
160 | k->vendor_id = PCI_VENDOR_ID_TI; | |
161 | k->device_id = PCI_DEVICE_ID_TI_XIO3130D; | |
162 | k->revision = XIO3130_REVISION; | |
125ee0ed | 163 | set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories); |
39bffca2 AL |
164 | dc->desc = "TI X3130 Downstream Port of PCI Express Switch"; |
165 | dc->reset = xio3130_downstream_reset; | |
166 | dc->vmsd = &vmstate_xio3130_downstream; | |
f23b6bdc | 167 | dc->props = xio3130_downstream_props; |
40021f08 AL |
168 | } |
169 | ||
8c43a6f0 | 170 | static const TypeInfo xio3130_downstream_info = { |
39bffca2 | 171 | .name = "xio3130-downstream", |
bcb75750 | 172 | .parent = TYPE_PCIE_SLOT, |
39bffca2 | 173 | .class_init = xio3130_downstream_class_init, |
71d78767 EH |
174 | .interfaces = (InterfaceInfo[]) { |
175 | { INTERFACE_PCIE_DEVICE }, | |
176 | { } | |
177 | }, | |
48ebf2f9 IY |
178 | }; |
179 | ||
83f7d43a | 180 | static void xio3130_downstream_register_types(void) |
48ebf2f9 | 181 | { |
39bffca2 | 182 | type_register_static(&xio3130_downstream_info); |
48ebf2f9 IY |
183 | } |
184 | ||
83f7d43a | 185 | type_init(xio3130_downstream_register_types) |