]>
Commit | Line | Data |
---|---|---|
aae9460e PB |
1 | #ifndef QDEV_H |
2 | #define QDEV_H | |
3 | ||
4 | #include "hw.h" | |
14b41872 | 5 | #include "sysemu.h" |
72cf2d4f | 6 | #include "qemu-queue.h" |
313feaab | 7 | #include "qemu-char.h" |
f31d07d1 | 8 | #include "qemu-option.h" |
aae9460e | 9 | |
ee6847d1 GH |
10 | typedef struct Property Property; |
11 | ||
12 | typedef struct PropertyInfo PropertyInfo; | |
aae9460e | 13 | |
b6b61144 GH |
14 | typedef struct CompatProperty CompatProperty; |
15 | ||
ee6847d1 | 16 | typedef struct DeviceInfo DeviceInfo; |
aae9460e | 17 | |
02e2da45 | 18 | typedef struct BusState BusState; |
4d6ae674 | 19 | |
10c4c98a GH |
20 | typedef struct BusInfo BusInfo; |
21 | ||
aae9460e PB |
22 | /* This structure should not be accessed directly. We declare it here |
23 | so that it can be embedded in individual device state structures. */ | |
02e2da45 | 24 | struct DeviceState { |
f31d07d1 | 25 | const char *id; |
042f84d0 | 26 | DeviceInfo *info; |
02e2da45 | 27 | BusState *parent_bus; |
aae9460e PB |
28 | int num_gpio_out; |
29 | qemu_irq *gpio_out; | |
30 | int num_gpio_in; | |
31 | qemu_irq *gpio_in; | |
72cf2d4f | 32 | QLIST_HEAD(, BusState) child_bus; |
d271de9f | 33 | int num_child_bus; |
9d07d757 | 34 | NICInfo *nd; |
72cf2d4f | 35 | QLIST_ENTRY(DeviceState) sibling; |
02e2da45 PB |
36 | }; |
37 | ||
10c4c98a GH |
38 | typedef void (*bus_dev_printfn)(Monitor *mon, DeviceState *dev, int indent); |
39 | struct BusInfo { | |
40 | const char *name; | |
41 | size_t size; | |
42 | bus_dev_printfn print_dev; | |
ee6847d1 | 43 | Property *props; |
10c4c98a | 44 | }; |
02e2da45 PB |
45 | |
46 | struct BusState { | |
47 | DeviceState *parent; | |
10c4c98a | 48 | BusInfo *info; |
02e2da45 | 49 | const char *name; |
72cf2d4f BS |
50 | QLIST_HEAD(, DeviceState) children; |
51 | QLIST_ENTRY(BusState) sibling; | |
aae9460e PB |
52 | }; |
53 | ||
ee6847d1 GH |
54 | struct Property { |
55 | const char *name; | |
56 | PropertyInfo *info; | |
57 | int offset; | |
58 | void *defval; | |
59 | }; | |
60 | ||
61 | enum PropertyType { | |
62 | PROP_TYPE_UNSPEC = 0, | |
63 | PROP_TYPE_UINT16, | |
64 | PROP_TYPE_UINT32, | |
316940b0 | 65 | PROP_TYPE_INT32, |
5a053d1f | 66 | PROP_TYPE_UINT64, |
ee6847d1 GH |
67 | PROP_TYPE_TADDR, |
68 | PROP_TYPE_MACADDR, | |
14b41872 | 69 | PROP_TYPE_DRIVE, |
313feaab | 70 | PROP_TYPE_CHR, |
ee6847d1 GH |
71 | PROP_TYPE_PTR, |
72 | }; | |
73 | ||
74 | struct PropertyInfo { | |
75 | const char *name; | |
76 | size_t size; | |
77 | enum PropertyType type; | |
78 | int (*parse)(DeviceState *dev, Property *prop, const char *str); | |
79 | int (*print)(DeviceState *dev, Property *prop, char *dest, size_t len); | |
80 | }; | |
81 | ||
b6b61144 GH |
82 | struct CompatProperty { |
83 | const char *driver; | |
84 | const char *property; | |
85 | const char *value; | |
86 | }; | |
87 | ||
aae9460e PB |
88 | /*** Board API. This should go away once we have a machine config file. ***/ |
89 | ||
02e2da45 | 90 | DeviceState *qdev_create(BusState *bus, const char *name); |
f31d07d1 | 91 | DeviceState *qdev_device_add(QemuOpts *opts); |
81a322d4 | 92 | int qdev_init(DeviceState *dev); |
02e2da45 | 93 | void qdev_free(DeviceState *dev); |
aae9460e | 94 | |
aae9460e PB |
95 | qemu_irq qdev_get_gpio_in(DeviceState *dev, int n); |
96 | void qdev_connect_gpio_out(DeviceState *dev, int n, qemu_irq pin); | |
97 | ||
02e2da45 | 98 | BusState *qdev_get_child_bus(DeviceState *dev, const char *name); |
4d6ae674 | 99 | |
aae9460e PB |
100 | /*** Device API. ***/ |
101 | ||
81a322d4 | 102 | typedef int (*qdev_initfn)(DeviceState *dev, DeviceInfo *info); |
aae9460e | 103 | |
02e2da45 | 104 | struct DeviceInfo { |
074f2fff | 105 | const char *name; |
3320e56e GH |
106 | const char *alias; |
107 | const char *desc; | |
074f2fff | 108 | size_t size; |
ee6847d1 | 109 | Property *props; |
3320e56e | 110 | int no_user; |
074f2fff | 111 | |
959f733a GH |
112 | /* callbacks */ |
113 | QEMUResetHandler *reset; | |
114 | ||
391a079e GH |
115 | /* device state */ |
116 | const VMStateDescription *vmsd; | |
117 | ||
074f2fff | 118 | /* Private to qdev / bus. */ |
02e2da45 | 119 | qdev_initfn init; |
10c4c98a | 120 | BusInfo *bus_info; |
042f84d0 | 121 | struct DeviceInfo *next; |
02e2da45 PB |
122 | }; |
123 | ||
074f2fff | 124 | void qdev_register(DeviceInfo *info); |
aae9460e PB |
125 | |
126 | /* Register device properties. */ | |
067a3ddc | 127 | /* GPIO inputs also double as IRQ sinks. */ |
aae9460e PB |
128 | void qdev_init_gpio_in(DeviceState *dev, qemu_irq_handler handler, int n); |
129 | void qdev_init_gpio_out(DeviceState *dev, qemu_irq *pins, int n); | |
130 | ||
131 | CharDriverState *qdev_init_chardev(DeviceState *dev); | |
132 | ||
02e2da45 | 133 | BusState *qdev_get_parent_bus(DeviceState *dev); |
aae9460e | 134 | |
979ba184 | 135 | /* Convert from a base type to a parent type, with compile time checking. */ |
aae9460e PB |
136 | #ifdef __GNUC__ |
137 | #define DO_UPCAST(type, field, dev) ( __extension__ ( { \ | |
138 | char __attribute__((unused)) offset_must_be_zero[ \ | |
139 | -offsetof(type, field)]; \ | |
140 | container_of(dev, type, field);})) | |
141 | #else | |
142 | #define DO_UPCAST(type, field, dev) container_of(dev, type, field) | |
143 | #endif | |
144 | ||
02e2da45 PB |
145 | /*** BUS API. ***/ |
146 | ||
10c4c98a | 147 | BusState *qbus_create(BusInfo *info, DeviceState *parent, const char *name); |
02e2da45 PB |
148 | |
149 | #define FROM_QBUS(type, dev) DO_UPCAST(type, qbus, dev) | |
150 | ||
cae4956e GH |
151 | /*** monitor commands ***/ |
152 | ||
153 | void do_info_qtree(Monitor *mon); | |
f6c64e0e | 154 | void do_info_qdm(Monitor *mon); |
cae4956e | 155 | |
ee6847d1 GH |
156 | /*** qdev-properties.c ***/ |
157 | ||
158 | extern PropertyInfo qdev_prop_uint16; | |
159 | extern PropertyInfo qdev_prop_uint32; | |
316940b0 | 160 | extern PropertyInfo qdev_prop_int32; |
5a053d1f | 161 | extern PropertyInfo qdev_prop_uint64; |
ee6847d1 | 162 | extern PropertyInfo qdev_prop_hex32; |
5a053d1f | 163 | extern PropertyInfo qdev_prop_hex64; |
313feaab | 164 | extern PropertyInfo qdev_prop_chr; |
ee6847d1 GH |
165 | extern PropertyInfo qdev_prop_ptr; |
166 | extern PropertyInfo qdev_prop_macaddr; | |
14b41872 | 167 | extern PropertyInfo qdev_prop_drive; |
05cb5fe4 | 168 | extern PropertyInfo qdev_prop_pci_devfn; |
ee6847d1 | 169 | |
cf12b95b GH |
170 | #define DEFINE_PROP(_name, _state, _field, _prop, _type) { \ |
171 | .name = (_name), \ | |
172 | .info = &(_prop), \ | |
173 | .offset = offsetof(_state, _field) \ | |
174 | + type_check(_type,typeof_field(_state, _field)), \ | |
175 | } | |
176 | #define DEFINE_PROP_DEFAULT(_name, _state, _field, _defval, _prop, _type) { \ | |
177 | .name = (_name), \ | |
178 | .info = &(_prop), \ | |
179 | .offset = offsetof(_state, _field) \ | |
180 | + type_check(_type,typeof_field(_state, _field)), \ | |
181 | .defval = (_type[]) { _defval }, \ | |
182 | } | |
183 | ||
184 | #define DEFINE_PROP_UINT16(_n, _s, _f, _d) \ | |
185 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_uint16, uint16_t) | |
186 | #define DEFINE_PROP_UINT32(_n, _s, _f, _d) \ | |
187 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_uint32, uint32_t) | |
316940b0 GH |
188 | #define DEFINE_PROP_INT32(_n, _s, _f, _d) \ |
189 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_int32, int32_t) | |
cf12b95b GH |
190 | #define DEFINE_PROP_UINT64(_n, _s, _f, _d) \ |
191 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_uint64, uint64_t) | |
192 | #define DEFINE_PROP_HEX32(_n, _s, _f, _d) \ | |
193 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_hex32, uint32_t) | |
194 | #define DEFINE_PROP_HEX64(_n, _s, _f, _d) \ | |
195 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_hex64, uint64_t) | |
196 | #define DEFINE_PROP_PCI_DEVFN(_n, _s, _f, _d) \ | |
197 | DEFINE_PROP_DEFAULT(_n, _s, _f, _d, qdev_prop_pci_devfn, uint32_t) | |
198 | ||
199 | #define DEFINE_PROP_PTR(_n, _s, _f) \ | |
200 | DEFINE_PROP(_n, _s, _f, qdev_prop_ptr, void*) | |
313feaab GH |
201 | #define DEFINE_PROP_CHR(_n, _s, _f) \ |
202 | DEFINE_PROP(_n, _s, _f, qdev_prop_chr, CharDriverState*) | |
f6c64e0e | 203 | #define DEFINE_PROP_DRIVE(_n, _s, _f) \ |
c981d39c | 204 | DEFINE_PROP(_n, _s, _f, qdev_prop_drive, DriveInfo*) |
cf12b95b GH |
205 | #define DEFINE_PROP_MACADDR(_n, _s, _f) \ |
206 | DEFINE_PROP(_n, _s, _f, qdev_prop_macaddr, uint8_t[6]) | |
207 | ||
208 | #define DEFINE_PROP_END_OF_LIST() \ | |
209 | {} | |
210 | ||
ee6847d1 GH |
211 | /* Set properties between creation and init. */ |
212 | void *qdev_get_prop_ptr(DeviceState *dev, Property *prop); | |
213 | int qdev_prop_parse(DeviceState *dev, const char *name, const char *value); | |
214 | void qdev_prop_set(DeviceState *dev, const char *name, void *src, enum PropertyType type); | |
215 | void qdev_prop_set_uint16(DeviceState *dev, const char *name, uint16_t value); | |
216 | void qdev_prop_set_uint32(DeviceState *dev, const char *name, uint32_t value); | |
316940b0 | 217 | void qdev_prop_set_int32(DeviceState *dev, const char *name, int32_t value); |
5a053d1f | 218 | void qdev_prop_set_uint64(DeviceState *dev, const char *name, uint64_t value); |
313feaab | 219 | void qdev_prop_set_chr(DeviceState *dev, const char *name, CharDriverState *value); |
14b41872 | 220 | void qdev_prop_set_drive(DeviceState *dev, const char *name, DriveInfo *value); |
ee6847d1 GH |
221 | /* FIXME: Remove opaque pointer properties. */ |
222 | void qdev_prop_set_ptr(DeviceState *dev, const char *name, void *value); | |
223 | void qdev_prop_set_defaults(DeviceState *dev, Property *props); | |
224 | ||
b6b61144 GH |
225 | void qdev_prop_register_compat(CompatProperty *props); |
226 | void qdev_prop_set_compat(DeviceState *dev); | |
227 | ||
a9ff9df1 BS |
228 | /* This is a nasty hack to allow passing a NULL bus to qdev_create. */ |
229 | extern struct BusInfo system_bus_info; | |
230 | ||
aae9460e | 231 | #endif |