]>
Commit | Line | Data |
---|---|---|
87ecb68b PB |
1 | #ifndef HW_PC_H |
2 | #define HW_PC_H | |
376253ec | 3 | |
fe8ce968 PMD |
4 | #include "qemu/notify.h" |
5 | #include "qapi/qapi-types-common.h" | |
9521d42b | 6 | #include "hw/boards.h" |
0d09e41a | 7 | #include "hw/block/fdc.h" |
ebc29e1b | 8 | #include "hw/block/flash.h" |
f0bb276b | 9 | #include "hw/i386/x86.h" |
376253ec | 10 | |
ac35f13b | 11 | #include "hw/acpi/acpi_dev_interface.h" |
fe8ce968 | 12 | #include "hw/hotplug.h" |
db1015e9 | 13 | #include "qom/object.h" |
3459a625 | 14 | |
7a10ef51 LPF |
15 | #define HPET_INTCAP "hpet-intcap" |
16 | ||
619d11e4 IM |
17 | /** |
18 | * PCMachineState: | |
781bbd6b | 19 | * @acpi_dev: link to ACPI PM device that performs ACPI hotplug handling |
e3cadac0 | 20 | * @boot_cpus: number of present VCPUs |
c26ae610 | 21 | * @smp_dies: number of dies per one package |
619d11e4 | 22 | */ |
c8ed1cd7 | 23 | typedef struct PCMachineState { |
d5747cac | 24 | /*< private >*/ |
f0bb276b | 25 | X86MachineState parent_obj; |
619d11e4 IM |
26 | |
27 | /* <public> */ | |
13fc8343 EH |
28 | |
29 | /* State for other subsystems/APIs: */ | |
9ebeed0c | 30 | Notifier machine_done; |
781bbd6b | 31 | |
13fc8343 | 32 | /* Pointers to devices and objects: */ |
13fc8343 | 33 | PCIBus *bus; |
ebe15582 | 34 | I2CBus *smbus; |
ebc29e1b | 35 | PFlashCFI01 *flash[2]; |
6b8d1416 | 36 | ISADevice *pcspk; |
c87b1520 | 37 | |
13fc8343 | 38 | /* Configuration options: */ |
9a45729d | 39 | uint64_t max_ram_below_4g; |
d1048bef | 40 | OnOffAuto vmport; |
5fe79386 | 41 | |
021746c1 | 42 | bool acpi_build_enabled; |
f5878b03 CM |
43 | bool smbus_enabled; |
44 | bool sata_enabled; | |
45 | bool pit_enabled; | |
021746c1 | 46 | |
dd4c2f01 EH |
47 | /* NUMA information: */ |
48 | uint64_t numa_nodes; | |
49 | uint64_t *node_mem; | |
cb135f59 | 50 | |
091c466e SK |
51 | /* ACPI Memory hotplug IO base address */ |
52 | hwaddr memhp_io_base; | |
c8ed1cd7 | 53 | } PCMachineState; |
d5747cac | 54 | |
781bbd6b | 55 | #define PC_MACHINE_ACPI_DEVICE_PROP "acpi-device" |
9a45729d | 56 | #define PC_MACHINE_MAX_RAM_BELOW_4G "max-ram-below-4g" |
f2ffbe2b | 57 | #define PC_MACHINE_DEVMEM_REGION_SIZE "device-memory-region-size" |
9b23cfb7 | 58 | #define PC_MACHINE_VMPORT "vmport" |
be232eb0 | 59 | #define PC_MACHINE_SMBUS "smbus" |
272f0428 | 60 | #define PC_MACHINE_SATA "sata" |
feddd2fd | 61 | #define PC_MACHINE_PIT "pit" |
781bbd6b | 62 | |
95bee274 IM |
63 | /** |
64 | * PCMachineClass: | |
13fc8343 | 65 | * |
13fc8343 EH |
66 | * Compat fields: |
67 | * | |
16a9e8a5 EH |
68 | * @enforce_aligned_dimm: check that DIMM's address/size is aligned by |
69 | * backend's alignment value if provided | |
13fc8343 EH |
70 | * @acpi_data_size: Size of the chunk of memory at the top of RAM |
71 | * for the BIOS ACPI tables and other BIOS | |
72 | * datastructures. | |
73 | * @gigabyte_align: Make sure that guest addresses aligned at | |
74 | * 1Gbyte boundaries get mapped to host | |
75 | * addresses aligned at 1Gbyte boundaries. This | |
76 | * way we can use 1GByte pages in the host. | |
77 | * | |
95bee274 | 78 | */ |
db1015e9 | 79 | struct PCMachineClass { |
d5747cac | 80 | /*< private >*/ |
f0bb276b | 81 | X86MachineClass parent_class; |
95bee274 IM |
82 | |
83 | /*< public >*/ | |
13fc8343 | 84 | |
13fc8343 | 85 | /* Device configuration: */ |
7102fa70 | 86 | bool pci_enabled; |
13fc8343 | 87 | bool kvmclock_enabled; |
4b9c264b | 88 | const char *default_nic_model; |
13fc8343 EH |
89 | |
90 | /* Compat options: */ | |
91 | ||
0788a56b EH |
92 | /* Default CPU model version. See x86_cpu_set_default_version(). */ |
93 | int default_cpu_version; | |
94 | ||
13fc8343 | 95 | /* ACPI compat: */ |
7102fa70 EH |
96 | bool has_acpi_build; |
97 | bool rsdp_in_ram; | |
13fc8343 EH |
98 | int legacy_acpi_table_size; |
99 | unsigned acpi_data_size; | |
ebe15582 | 100 | bool do_not_add_smb_acpi; |
13fc8343 EH |
101 | |
102 | /* SMBIOS compat: */ | |
7102fa70 EH |
103 | bool smbios_defaults; |
104 | bool smbios_legacy_mode; | |
105 | bool smbios_uuid_encoded; | |
13fc8343 EH |
106 | |
107 | /* RAM / address space compat: */ | |
7102fa70 EH |
108 | bool gigabyte_align; |
109 | bool has_reserved_memory; | |
16a9e8a5 | 110 | bool enforce_aligned_dimm; |
13fc8343 | 111 | bool broken_reserved_end; |
36f96c4b | 112 | |
679dd1a9 IM |
113 | /* generate legacy CPU hotplug AML */ |
114 | bool legacy_cpu_hotplug; | |
98e753a6 IM |
115 | |
116 | /* use DMA capable linuxboot option rom */ | |
117 | bool linuxboot_dma_enabled; | |
fda672b5 SG |
118 | |
119 | /* use PVH to load kernels that support this feature */ | |
120 | bool pvh_enabled; | |
8700a984 VK |
121 | |
122 | /* create kvmclock device even when KVM PV features are not exposed */ | |
123 | bool kvmclock_create_always; | |
db1015e9 | 124 | }; |
d5747cac | 125 | |
d5747cac | 126 | #define TYPE_PC_MACHINE "generic-pc-machine" |
a489d195 | 127 | OBJECT_DECLARE_TYPE(PCMachineState, PCMachineClass, PC_MACHINE) |
d5747cac | 128 | |
d665d696 PB |
129 | /* ioapic.c */ |
130 | ||
417258f1 PMD |
131 | GSIState *pc_gsi_create(qemu_irq **irqs, bool pci_enabled); |
132 | ||
87ecb68b PB |
133 | /* pc.c */ |
134 | extern int fd_bootchk; | |
135 | ||
845773ab IY |
136 | void pc_acpi_smi_interrupt(void *opaque, int irq, int level); |
137 | ||
6f479566 | 138 | void pc_smp_parse(MachineState *ms, QemuOpts *opts); |
3459a625 | 139 | |
e4e8ba04 | 140 | void pc_guest_info_init(PCMachineState *pcms); |
3459a625 | 141 | |
39848901 IM |
142 | #define PCI_HOST_PROP_PCI_HOLE_START "pci-hole-start" |
143 | #define PCI_HOST_PROP_PCI_HOLE_END "pci-hole-end" | |
144 | #define PCI_HOST_PROP_PCI_HOLE64_START "pci-hole64-start" | |
145 | #define PCI_HOST_PROP_PCI_HOLE64_END "pci-hole64-end" | |
146 | #define PCI_HOST_PROP_PCI_HOLE64_SIZE "pci-hole64-size" | |
401f2f3e EV |
147 | #define PCI_HOST_BELOW_4G_MEM_SIZE "below-4g-mem-size" |
148 | #define PCI_HOST_ABOVE_4G_MEM_SIZE "above-4g-mem-size" | |
1466cef3 | 149 | |
39848901 | 150 | |
83d08f26 MT |
151 | void pc_pci_as_mapping_init(Object *owner, MemoryRegion *system_memory, |
152 | MemoryRegion *pci_address_space); | |
39848901 | 153 | |
7bc35e0f | 154 | void xen_load_linux(PCMachineState *pcms); |
5934e216 EH |
155 | void pc_memory_init(PCMachineState *pcms, |
156 | MemoryRegion *system_memory, | |
157 | MemoryRegion *rom_memory, | |
158 | MemoryRegion **ram_memory); | |
9fa99d25 | 159 | uint64_t pc_pci_hole64_start(void); |
48a18b3c | 160 | DeviceState *pc_vga_init(ISABus *isa_bus, PCIBus *pci_bus); |
10e2483b GH |
161 | void pc_basic_device_init(struct PCMachineState *pcms, |
162 | ISABus *isa_bus, qemu_irq *gsi, | |
1611977c | 163 | ISADevice **rtc_state, |
fd53c87c | 164 | bool create_fdctrl, |
3a87d009 | 165 | uint32_t hpet_irqs); |
48a18b3c | 166 | void pc_init_ne2k_isa(ISABus *bus, NICInfo *nd); |
23d30407 | 167 | void pc_cmos_init(PCMachineState *pcms, |
220a8846 | 168 | BusState *ide0, BusState *ide1, |
63ffb564 | 169 | ISADevice *s); |
4b9c264b | 170 | void pc_nic_init(PCMachineClass *pcmc, ISABus *isa_bus, PCIBus *pci_bus); |
845773ab | 171 | void pc_pci_device_init(PCIBus *pci_bus); |
8e78eb28 | 172 | |
f885f1ea | 173 | typedef void (*cpu_set_smm_t)(int smm, void *arg); |
f885f1ea | 174 | |
4501d317 | 175 | void pc_i8259_create(ISABus *isa_bus, qemu_irq *i8259_irqs); |
a39e3564 | 176 | |
424e4a87 RK |
177 | ISADevice *pc_find_fdc0(void); |
178 | ||
d3e07dc8 | 179 | /* port92.c */ |
d812b3d6 EV |
180 | #define PORT92_A20_LINE "a20" |
181 | ||
d3e07dc8 PMD |
182 | #define TYPE_PORT92 "port92" |
183 | ||
cbc5b5f3 | 184 | /* pc_sysfw.c */ |
ebc29e1b | 185 | void pc_system_flash_create(PCMachineState *pcms); |
dd29b5c3 | 186 | void pc_system_flash_cleanup_unused(PCMachineState *pcms); |
5e640a9e | 187 | void pc_system_firmware_init(PCMachineState *pcms, MemoryRegion *rom_memory); |
cbc5b5f3 | 188 | |
ac35f13b IM |
189 | /* acpi-build.c */ |
190 | void pc_madt_cpu_entry(AcpiDeviceIf *adev, int uid, | |
80e5db30 | 191 | const CPUArchIdList *apic_ids, GArray *entry); |
ac35f13b | 192 | |
3ff3c5d3 CH |
193 | extern GlobalProperty pc_compat_5_1[]; |
194 | extern const size_t pc_compat_5_1_len; | |
195 | ||
541aaa1d CH |
196 | extern GlobalProperty pc_compat_5_0[]; |
197 | extern const size_t pc_compat_5_0_len; | |
198 | ||
3eb74d20 CH |
199 | extern GlobalProperty pc_compat_4_2[]; |
200 | extern const size_t pc_compat_4_2_len; | |
201 | ||
9aec2e52 CH |
202 | extern GlobalProperty pc_compat_4_1[]; |
203 | extern const size_t pc_compat_4_1_len; | |
204 | ||
9bf2650b CH |
205 | extern GlobalProperty pc_compat_4_0[]; |
206 | extern const size_t pc_compat_4_0_len; | |
207 | ||
abd93cc7 MAL |
208 | extern GlobalProperty pc_compat_3_1[]; |
209 | extern const size_t pc_compat_3_1_len; | |
84e060bf | 210 | |
ddb3235d MAL |
211 | extern GlobalProperty pc_compat_3_0[]; |
212 | extern const size_t pc_compat_3_0_len; | |
9b4cf107 | 213 | |
0d47310b MAL |
214 | extern GlobalProperty pc_compat_2_12[]; |
215 | extern const size_t pc_compat_2_12_len; | |
968ee4ad | 216 | |
43df70a9 MAL |
217 | extern GlobalProperty pc_compat_2_11[]; |
218 | extern const size_t pc_compat_2_11_len; | |
df47ce8a | 219 | |
503224f4 MAL |
220 | extern GlobalProperty pc_compat_2_10[]; |
221 | extern const size_t pc_compat_2_10_len; | |
a6fd5b0e | 222 | |
3e803152 MAL |
223 | extern GlobalProperty pc_compat_2_9[]; |
224 | extern const size_t pc_compat_2_9_len; | |
465238d9 | 225 | |
edc24ccd MAL |
226 | extern GlobalProperty pc_compat_2_8[]; |
227 | extern const size_t pc_compat_2_8_len; | |
abc62c89 | 228 | |
5a995064 MAL |
229 | extern GlobalProperty pc_compat_2_7[]; |
230 | extern const size_t pc_compat_2_7_len; | |
14c985cf | 231 | |
ff8f261f MAL |
232 | extern GlobalProperty pc_compat_2_6[]; |
233 | extern const size_t pc_compat_2_6_len; | |
d86c1451 | 234 | |
fe759610 MAL |
235 | extern GlobalProperty pc_compat_2_5[]; |
236 | extern const size_t pc_compat_2_5_len; | |
240240d5 | 237 | |
2f99b9c2 MAL |
238 | extern GlobalProperty pc_compat_2_4[]; |
239 | extern const size_t pc_compat_2_4_len; | |
240 | ||
8995dd90 MAL |
241 | extern GlobalProperty pc_compat_2_3[]; |
242 | extern const size_t pc_compat_2_3_len; | |
243 | ||
1c30044e MAL |
244 | extern GlobalProperty pc_compat_2_2[]; |
245 | extern const size_t pc_compat_2_2_len; | |
246 | ||
c4fc5695 MAL |
247 | extern GlobalProperty pc_compat_2_1[]; |
248 | extern const size_t pc_compat_2_1_len; | |
249 | ||
a310e653 MAL |
250 | extern GlobalProperty pc_compat_2_0[]; |
251 | extern const size_t pc_compat_2_0_len; | |
252 | ||
253 | extern GlobalProperty pc_compat_1_7[]; | |
254 | extern const size_t pc_compat_1_7_len; | |
255 | ||
256 | extern GlobalProperty pc_compat_1_6[]; | |
257 | extern const size_t pc_compat_1_6_len; | |
258 | ||
259 | extern GlobalProperty pc_compat_1_5[]; | |
260 | extern const size_t pc_compat_1_5_len; | |
261 | ||
262 | extern GlobalProperty pc_compat_1_4[]; | |
263 | extern const size_t pc_compat_1_4_len; | |
264 | ||
cd6c1b70 EH |
265 | /* Helper for setting model-id for CPU models that changed model-id |
266 | * depending on QEMU versions up to QEMU 2.4. | |
267 | */ | |
268 | #define PC_CPU_MODEL_IDS(v) \ | |
6c36bddf EH |
269 | { "qemu32-" TYPE_X86_CPU, "model-id", "QEMU Virtual CPU version " v, },\ |
270 | { "qemu64-" TYPE_X86_CPU, "model-id", "QEMU Virtual CPU version " v, },\ | |
271 | { "athlon-" TYPE_X86_CPU, "model-id", "QEMU Virtual CPU version " v, }, | |
cd6c1b70 | 272 | |
25519b06 | 273 | #define DEFINE_PC_MACHINE(suffix, namestr, initfn, optsfn) \ |
865906f7 EH |
274 | static void pc_machine_##suffix##_class_init(ObjectClass *oc, void *data) \ |
275 | { \ | |
276 | MachineClass *mc = MACHINE_CLASS(oc); \ | |
277 | optsfn(mc); \ | |
865906f7 EH |
278 | mc->init = initfn; \ |
279 | } \ | |
280 | static const TypeInfo pc_machine_type_##suffix = { \ | |
281 | .name = namestr TYPE_MACHINE_SUFFIX, \ | |
282 | .parent = TYPE_PC_MACHINE, \ | |
283 | .class_init = pc_machine_##suffix##_class_init, \ | |
284 | }; \ | |
61f219df EH |
285 | static void pc_machine_init_##suffix(void) \ |
286 | { \ | |
865906f7 | 287 | type_register(&pc_machine_type_##suffix); \ |
61f219df | 288 | } \ |
0e6aac87 | 289 | type_init(pc_machine_init_##suffix) |
61f219df | 290 | |
bd8107d7 | 291 | extern void igd_passthrough_isa_bridge_create(PCIBus *bus, uint16_t gpu_dev_id); |
87ecb68b | 292 | #endif |