]>
Commit | Line | Data |
---|---|---|
1b1a35ee | 1 | //! LLVM's SIMD platform intrinsics |
0531ce1d XL |
2 | |
3 | extern "platform-intrinsic" { | |
74b04a01 | 4 | //pub fn simd_select_bitmask |
0531ce1d XL |
5 | pub fn simd_eq<T, U>(x: T, y: T) -> U; |
6 | pub fn simd_ne<T, U>(x: T, y: T) -> U; | |
7 | pub fn simd_lt<T, U>(x: T, y: T) -> U; | |
8 | pub fn simd_le<T, U>(x: T, y: T) -> U; | |
9 | pub fn simd_gt<T, U>(x: T, y: T) -> U; | |
10 | pub fn simd_ge<T, U>(x: T, y: T) -> U; | |
11 | ||
2b03887a | 12 | pub fn simd_shuffle<T, U, V>(x: T, y: T, idx: U) -> V; |
0531ce1d | 13 | |
74b04a01 | 14 | #[rustc_const_unstable(feature = "const_simd_insert", issue = "none")] |
0531ce1d | 15 | pub fn simd_insert<T, U>(x: T, idx: u32, val: U) -> T; |
74b04a01 | 16 | #[rustc_const_unstable(feature = "const_simd_extract", issue = "none")] |
0531ce1d | 17 | pub fn simd_extract<T, U>(x: T, idx: u32) -> U; |
74b04a01 XL |
18 | //pub fn simd_select |
19 | pub fn simd_bitmask<T, U>(x: T) -> U; | |
0531ce1d XL |
20 | |
21 | pub fn simd_cast<T, U>(x: T) -> U; | |
22 | ||
23 | pub fn simd_add<T>(x: T, y: T) -> T; | |
24 | pub fn simd_sub<T>(x: T, y: T) -> T; | |
25 | pub fn simd_mul<T>(x: T, y: T) -> T; | |
26 | pub fn simd_div<T>(x: T, y: T) -> T; | |
0531ce1d XL |
27 | pub fn simd_shl<T>(x: T, y: T) -> T; |
28 | pub fn simd_shr<T>(x: T, y: T) -> T; | |
29 | pub fn simd_and<T>(x: T, y: T) -> T; | |
30 | pub fn simd_or<T>(x: T, y: T) -> T; | |
31 | pub fn simd_xor<T>(x: T, y: T) -> T; | |
83c7162d | 32 | |
17df50a5 XL |
33 | pub fn simd_neg<T>(x: T) -> T; |
34 | ||
74b04a01 XL |
35 | pub fn simd_saturating_add<T>(x: T, y: T) -> T; |
36 | pub fn simd_saturating_sub<T>(x: T, y: T) -> T; | |
37 | ||
38 | pub fn simd_gather<T, U, V>(values: T, pointers: U, mask: V) -> T; | |
39 | pub fn simd_scatter<T, U, V>(values: T, pointers: U, mask: V); | |
40 | ||
83c7162d XL |
41 | pub fn simd_reduce_add_unordered<T, U>(x: T) -> U; |
42 | pub fn simd_reduce_mul_unordered<T, U>(x: T) -> U; | |
43 | pub fn simd_reduce_add_ordered<T, U>(x: T, acc: U) -> U; | |
44 | pub fn simd_reduce_mul_ordered<T, U>(x: T, acc: U) -> U; | |
45 | pub fn simd_reduce_min<T, U>(x: T) -> U; | |
46 | pub fn simd_reduce_max<T, U>(x: T) -> U; | |
47 | pub fn simd_reduce_min_nanless<T, U>(x: T) -> U; | |
48 | pub fn simd_reduce_max_nanless<T, U>(x: T) -> U; | |
49 | pub fn simd_reduce_and<T, U>(x: T) -> U; | |
50 | pub fn simd_reduce_or<T, U>(x: T) -> U; | |
51 | pub fn simd_reduce_xor<T, U>(x: T) -> U; | |
52 | pub fn simd_reduce_all<T>(x: T) -> bool; | |
53 | pub fn simd_reduce_any<T>(x: T) -> bool; | |
54 | ||
55 | pub fn simd_select<M, T>(m: M, a: T, b: T) -> T; | |
0731742a | 56 | pub fn simd_select_bitmask<M, T>(m: M, a: T, b: T) -> T; |
83c7162d XL |
57 | |
58 | pub fn simd_fmin<T>(a: T, b: T) -> T; | |
0bf4aa26 | 59 | pub fn simd_fmax<T>(a: T, b: T) -> T; |
8faf50e0 XL |
60 | |
61 | pub fn simd_fsqrt<T>(a: T) -> T; | |
74b04a01 XL |
62 | pub fn simd_fsin<T>(a: T) -> T; |
63 | pub fn simd_fcos<T>(a: T) -> T; | |
64 | pub fn simd_fabs<T>(a: T) -> T; | |
65 | pub fn simd_floor<T>(a: T) -> T; | |
66 | pub fn simd_ceil<T>(a: T) -> T; | |
67 | pub fn simd_fexp<T>(a: T) -> T; | |
68 | pub fn simd_fexp2<T>(a: T) -> T; | |
69 | pub fn simd_flog10<T>(a: T) -> T; | |
70 | pub fn simd_flog2<T>(a: T) -> T; | |
71 | pub fn simd_flog<T>(a: T) -> T; | |
72 | //pub fn simd_fpowi | |
73 | //pub fn simd_fpow | |
8faf50e0 | 74 | pub fn simd_fma<T>(a: T, b: T, c: T) -> T; |
0531ce1d | 75 | } |