]> git.proxmox.com Git - mirror_qemu.git/blame - qom/cpu.c
migration/block: Convert load to BlockBackend
[mirror_qemu.git] / qom / cpu.c
CommitLineData
dd83b06a
AF
1/*
2 * QEMU CPU model
3 *
1590bbcb 4 * Copyright (c) 2012-2014 SUSE LINUX Products GmbH
dd83b06a
AF
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see
18 * <http://www.gnu.org/licenses/gpl-2.0.html>
19 */
20
1ef26b1f 21#include "qemu/osdep.h"
da34e65c 22#include "qapi/error.h"
dd83b06a 23#include "qemu-common.h"
878096ee 24#include "qom/cpu.h"
13eed94e 25#include "sysemu/kvm.h"
066e9b27 26#include "qemu/notify.h"
91b1df8c 27#include "qemu/log.h"
508127e2 28#include "exec/log.h"
9262685b 29#include "qemu/error-report.h"
066e9b27
IM
30#include "sysemu/sysemu.h"
31
69e5ff06
IM
32bool cpu_exists(int64_t id)
33{
38fcbd3f
AF
34 CPUState *cpu;
35
36 CPU_FOREACH(cpu) {
37 CPUClass *cc = CPU_GET_CLASS(cpu);
69e5ff06 38
38fcbd3f
AF
39 if (cc->get_arch_id(cpu) == id) {
40 return true;
41 }
42 }
43 return false;
69e5ff06
IM
44}
45
9262685b
AF
46CPUState *cpu_generic_init(const char *typename, const char *cpu_model)
47{
48 char *str, *name, *featurestr;
49 CPUState *cpu;
50 ObjectClass *oc;
51 CPUClass *cc;
52 Error *err = NULL;
53
54 str = g_strdup(cpu_model);
55 name = strtok(str, ",");
56
57 oc = cpu_class_by_name(typename, name);
58 if (oc == NULL) {
59 g_free(str);
60 return NULL;
61 }
62
63 cpu = CPU(object_new(object_class_get_name(oc)));
64 cc = CPU_GET_CLASS(cpu);
65
66 featurestr = strtok(NULL, ",");
67 cc->parse_features(cpu, featurestr, &err);
68 g_free(str);
69 if (err != NULL) {
70 goto out;
71 }
72
73 object_property_set_bool(OBJECT(cpu), true, "realized", &err);
74
75out:
76 if (err != NULL) {
565f65d2 77 error_report_err(err);
9262685b
AF
78 object_unref(OBJECT(cpu));
79 return NULL;
80 }
81
82 return cpu;
83}
84
444d5590
AF
85bool cpu_paging_enabled(const CPUState *cpu)
86{
87 CPUClass *cc = CPU_GET_CLASS(cpu);
88
89 return cc->get_paging_enabled(cpu);
90}
91
92static bool cpu_common_get_paging_enabled(const CPUState *cpu)
93{
6db297ea 94 return false;
444d5590
AF
95}
96
a23bbfda
AF
97void cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,
98 Error **errp)
99{
100 CPUClass *cc = CPU_GET_CLASS(cpu);
101
fbe95bfb 102 cc->get_memory_mapping(cpu, list, errp);
a23bbfda
AF
103}
104
105static void cpu_common_get_memory_mapping(CPUState *cpu,
106 MemoryMappingList *list,
107 Error **errp)
108{
109 error_setg(errp, "Obtaining memory mappings is unsupported on this CPU.");
110}
111
d8ed887b
AF
112void cpu_reset_interrupt(CPUState *cpu, int mask)
113{
114 cpu->interrupt_request &= ~mask;
115}
116
60a3e17a
AF
117void cpu_exit(CPUState *cpu)
118{
119 cpu->exit_request = 1;
ab096a75
PB
120 /* Ensure cpu_exec will see the exit request after TCG has exited. */
121 smp_wmb();
60a3e17a
AF
122 cpu->tcg_exit_req = 1;
123}
124
c72bf468
JF
125int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
126 void *opaque)
127{
128 CPUClass *cc = CPU_GET_CLASS(cpu);
129
130 return (*cc->write_elf32_qemunote)(f, cpu, opaque);
131}
132
133static int cpu_common_write_elf32_qemunote(WriteCoreDumpFunction f,
134 CPUState *cpu, void *opaque)
135{
b09afd58 136 return 0;
c72bf468
JF
137}
138
139int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu,
140 int cpuid, void *opaque)
141{
142 CPUClass *cc = CPU_GET_CLASS(cpu);
143
144 return (*cc->write_elf32_note)(f, cpu, cpuid, opaque);
145}
146
147static int cpu_common_write_elf32_note(WriteCoreDumpFunction f,
148 CPUState *cpu, int cpuid,
149 void *opaque)
150{
151 return -1;
152}
153
154int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
155 void *opaque)
156{
157 CPUClass *cc = CPU_GET_CLASS(cpu);
158
159 return (*cc->write_elf64_qemunote)(f, cpu, opaque);
160}
161
162static int cpu_common_write_elf64_qemunote(WriteCoreDumpFunction f,
163 CPUState *cpu, void *opaque)
164{
b09afd58 165 return 0;
c72bf468
JF
166}
167
168int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu,
169 int cpuid, void *opaque)
170{
171 CPUClass *cc = CPU_GET_CLASS(cpu);
172
173 return (*cc->write_elf64_note)(f, cpu, cpuid, opaque);
174}
175
176static int cpu_common_write_elf64_note(WriteCoreDumpFunction f,
177 CPUState *cpu, int cpuid,
178 void *opaque)
179{
180 return -1;
181}
182
183
5b50e790
AF
184static int cpu_common_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg)
185{
186 return 0;
187}
188
189static int cpu_common_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg)
190{
191 return 0;
192}
193
568496c0
SF
194static bool cpu_common_debug_check_watchpoint(CPUState *cpu, CPUWatchpoint *wp)
195{
196 /* If no extra check is required, QEMU watchpoint match can be considered
197 * as an architectural match.
198 */
199 return true;
200}
201
bf7663c4
GK
202bool target_words_bigendian(void);
203static bool cpu_common_virtio_is_big_endian(CPUState *cpu)
204{
205 return target_words_bigendian();
206}
5b50e790 207
cffe7b32 208static void cpu_common_noop(CPUState *cpu)
86025ee4
PM
209{
210}
211
9585db68
RH
212static bool cpu_common_exec_interrupt(CPUState *cpu, int int_req)
213{
214 return false;
215}
216
878096ee
AF
217void cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
218 int flags)
219{
220 CPUClass *cc = CPU_GET_CLASS(cpu);
221
222 if (cc->dump_state) {
97577fd4 223 cpu_synchronize_state(cpu);
878096ee
AF
224 cc->dump_state(cpu, f, cpu_fprintf, flags);
225 }
226}
227
228void cpu_dump_statistics(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
229 int flags)
230{
231 CPUClass *cc = CPU_GET_CLASS(cpu);
232
233 if (cc->dump_statistics) {
234 cc->dump_statistics(cpu, f, cpu_fprintf, flags);
235 }
236}
237
dd83b06a
AF
238void cpu_reset(CPUState *cpu)
239{
240 CPUClass *klass = CPU_GET_CLASS(cpu);
241
242 if (klass->reset != NULL) {
243 (*klass->reset)(cpu);
244 }
245}
246
247static void cpu_common_reset(CPUState *cpu)
248{
91b1df8c
AF
249 CPUClass *cc = CPU_GET_CLASS(cpu);
250
251 if (qemu_loglevel_mask(CPU_LOG_RESET)) {
252 qemu_log("CPU Reset (CPU %d)\n", cpu->cpu_index);
253 log_cpu_state(cpu, cc->reset_dump_flags);
254 }
255
259186a7 256 cpu->interrupt_request = 0;
259186a7 257 cpu->halted = 0;
93afeade
AF
258 cpu->mem_io_pc = 0;
259 cpu->mem_io_vaddr = 0;
efee7340 260 cpu->icount_extra = 0;
28ecfd7a 261 cpu->icount_decr.u32 = 0;
414b15c9 262 cpu->can_do_io = 1;
f9d8f667 263 cpu->exception_index = -1;
bac05aa9 264 cpu->crash_occurred = false;
8cd70437 265 memset(cpu->tb_jmp_cache, 0, TB_JMP_CACHE_SIZE * sizeof(void *));
dd83b06a
AF
266}
267
8c2e1b00
AF
268static bool cpu_common_has_work(CPUState *cs)
269{
270 return false;
271}
272
2b8c2754
AF
273ObjectClass *cpu_class_by_name(const char *typename, const char *cpu_model)
274{
275 CPUClass *cc = CPU_CLASS(object_class_by_name(typename));
276
277 return cc->class_by_name(cpu_model);
278}
279
280static ObjectClass *cpu_common_class_by_name(const char *cpu_model)
281{
282 return NULL;
283}
284
1590bbcb
AF
285static void cpu_common_parse_features(CPUState *cpu, char *features,
286 Error **errp)
287{
288 char *featurestr; /* Single "key=value" string being parsed */
289 char *val;
290 Error *err = NULL;
291
292 featurestr = features ? strtok(features, ",") : NULL;
293
294 while (featurestr) {
295 val = strchr(featurestr, '=');
296 if (val) {
297 *val = 0;
298 val++;
299 object_property_parse(OBJECT(cpu), val, featurestr, &err);
300 if (err) {
301 error_propagate(errp, err);
302 return;
303 }
304 } else {
305 error_setg(errp, "Expected key=value format, found %s.",
306 featurestr);
307 return;
308 }
309 featurestr = strtok(NULL, ",");
310 }
311}
312
4f658099
AF
313static void cpu_common_realizefn(DeviceState *dev, Error **errp)
314{
13eed94e
IM
315 CPUState *cpu = CPU(dev);
316
317 if (dev->hotplugged) {
318 cpu_synchronize_post_init(cpu);
6afb4721 319 cpu_resume(cpu);
13eed94e 320 }
4f658099
AF
321}
322
a0e372f0
AF
323static void cpu_common_initfn(Object *obj)
324{
325 CPUState *cpu = CPU(obj);
326 CPUClass *cc = CPU_GET_CLASS(obj);
327
b7bca733 328 cpu->cpu_index = -1;
35143f01 329 cpu->gdb_num_regs = cpu->gdb_num_g_regs = cc->gdb_num_core_regs;
376692b9 330 qemu_mutex_init(&cpu->work_mutex);
7c39163e
EH
331 QTAILQ_INIT(&cpu->breakpoints);
332 QTAILQ_INIT(&cpu->watchpoints);
a0e372f0
AF
333}
334
b7bca733
BR
335static void cpu_common_finalize(Object *obj)
336{
337 cpu_exec_exit(CPU(obj));
338}
339
997395d3
IM
340static int64_t cpu_common_get_arch_id(CPUState *cpu)
341{
342 return cpu->cpu_index;
343}
344
dd83b06a
AF
345static void cpu_class_init(ObjectClass *klass, void *data)
346{
961f8395 347 DeviceClass *dc = DEVICE_CLASS(klass);
dd83b06a
AF
348 CPUClass *k = CPU_CLASS(klass);
349
2b8c2754 350 k->class_by_name = cpu_common_class_by_name;
1590bbcb 351 k->parse_features = cpu_common_parse_features;
dd83b06a 352 k->reset = cpu_common_reset;
997395d3 353 k->get_arch_id = cpu_common_get_arch_id;
8c2e1b00 354 k->has_work = cpu_common_has_work;
444d5590 355 k->get_paging_enabled = cpu_common_get_paging_enabled;
a23bbfda 356 k->get_memory_mapping = cpu_common_get_memory_mapping;
c72bf468
JF
357 k->write_elf32_qemunote = cpu_common_write_elf32_qemunote;
358 k->write_elf32_note = cpu_common_write_elf32_note;
359 k->write_elf64_qemunote = cpu_common_write_elf64_qemunote;
360 k->write_elf64_note = cpu_common_write_elf64_note;
5b50e790
AF
361 k->gdb_read_register = cpu_common_gdb_read_register;
362 k->gdb_write_register = cpu_common_gdb_write_register;
bf7663c4 363 k->virtio_is_big_endian = cpu_common_virtio_is_big_endian;
cffe7b32 364 k->debug_excp_handler = cpu_common_noop;
568496c0 365 k->debug_check_watchpoint = cpu_common_debug_check_watchpoint;
cffe7b32
RH
366 k->cpu_exec_enter = cpu_common_noop;
367 k->cpu_exec_exit = cpu_common_noop;
9585db68 368 k->cpu_exec_interrupt = cpu_common_exec_interrupt;
4f658099 369 dc->realize = cpu_common_realizefn;
ffa95714
MA
370 /*
371 * Reason: CPUs still need special care by board code: wiring up
372 * IRQs, adding reset handlers, halting non-first CPUs, ...
373 */
374 dc->cannot_instantiate_with_device_add_yet = true;
dd83b06a
AF
375}
376
961f8395 377static const TypeInfo cpu_type_info = {
dd83b06a 378 .name = TYPE_CPU,
961f8395 379 .parent = TYPE_DEVICE,
dd83b06a 380 .instance_size = sizeof(CPUState),
a0e372f0 381 .instance_init = cpu_common_initfn,
b7bca733 382 .instance_finalize = cpu_common_finalize,
dd83b06a
AF
383 .abstract = true,
384 .class_size = sizeof(CPUClass),
385 .class_init = cpu_class_init,
386};
387
388static void cpu_register_types(void)
389{
390 type_register_static(&cpu_type_info);
391}
392
393type_init(cpu_register_types)