]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - sound/pci/hda/hda_intel.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - fix Lewisburg audio issue
[mirror_ubuntu-bionic-kernel.git] / sound / pci / hda / hda_intel.c
CommitLineData
1da177e4
LT		 1/*
2 *
d01ce99f
TI		 3 * hda_intel.c - Implementation of primary alsa driver code base
4 * for Intel HD Audio.
1da177e4
LT		 5 *
6 * Copyright(c) 2004 Intel Corporation. All rights reserved.
7 *
8 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
9 * PeiSen Hou <pshou@realtek.com.tw>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the Free
13 * Software Foundation; either version 2 of the License, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc., 59
23 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
24 *
25 * CONTACTS:
26 *
27 * Matt Jared matt.jared@intel.com
28 * Andy Kopp andy.kopp@intel.com
29 * Dan Kogan dan.d.kogan@intel.com
30 *
31 * CHANGES:
32 *
33 * 2004.12.01 Major rewrite by tiwai, merged the work of pshou
34 *
35 */
36
1da177e4
LT		 37#include <linux/delay.h>
38#include <linux/interrupt.h>
362775e2 39#include <linux/kernel.h>
1da177e4 40#include <linux/module.h>
24982c5f 41#include <linux/dma-mapping.h>
1da177e4
LT		 42#include <linux/moduleparam.h>
43#include <linux/init.h>
44#include <linux/slab.h>
45#include <linux/pci.h>
62932df8 46#include <linux/mutex.h>
27fe48d9 47#include <linux/io.h>
b8dfc462 48#include <linux/pm_runtime.h>
5d890f59
PLB		 49#include <linux/clocksource.h>
50#include <linux/time.h>
f4c482a4 51#include <linux/completion.h>
5d890f59 52
27fe48d9
TI		 53#ifdef CONFIG_X86
54/* for snoop control */
55#include <asm/pgtable.h>
56#include <asm/cacheflush.h>
50279d9b 57#include <asm/cpufeature.h>
27fe48d9 58#endif
1da177e4
LT		 59#include <sound/core.h>
60#include <sound/initval.h>
98d8fc6c
ML		 61#include <sound/hdaudio.h>
62#include <sound/hda_i915.h>
9121947d 63#include <linux/vgaarb.h>
a82d51ed 64#include <linux/vga_switcheroo.h>
4918cdab 65#include <linux/firmware.h>
1da177e4 66#include "hda_codec.h"
05e84878 67#include "hda_controller.h"
347de1f8 68#include "hda_intel.h"
1da177e4 69
785d8c4b
LY		 70#define CREATE_TRACE_POINTS
71#include "hda_intel_trace.h"
72
b6050ef6
TI		 73/* position fix mode */
74enum {
75 POS_FIX_AUTO,
76 POS_FIX_LPIB,
77 POS_FIX_POSBUF,
78 POS_FIX_VIACOMBO,
79 POS_FIX_COMBO,
80};
81
9a34af4a
TI		 82/* Defines for ATI HD Audio support in SB450 south bridge */
83#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42
84#define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02
85
86/* Defines for Nvidia HDA support */
87#define NVIDIA_HDA_TRANSREG_ADDR 0x4e
88#define NVIDIA_HDA_ENABLE_COHBITS 0x0f
89#define NVIDIA_HDA_ISTRM_COH 0x4d
90#define NVIDIA_HDA_OSTRM_COH 0x4c
91#define NVIDIA_HDA_ENABLE_COHBIT 0x01
92
93/* Defines for Intel SCH HDA snoop control */
6639484d
LY		 94#define INTEL_HDA_CGCTL 0x48
95#define INTEL_HDA_CGCTL_MISCBDCGE (0x1 << 6)
9a34af4a
TI		 96#define INTEL_SCH_HDA_DEVC 0x78
97#define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11)
98
99/* Define IN stream 0 FIFO size offset in VIA controller */
100#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET 0x90
101/* Define VIA HD Audio Device ID*/
102#define VIA_HDAC_DEVICE_ID 0x3288
103
33124929
TI		 104/* max number of SDs */
105/* ICH, ATI and VIA have 4 playback and 4 capture */
106#define ICH6_NUM_CAPTURE 4
107#define ICH6_NUM_PLAYBACK 4
108
109/* ULI has 6 playback and 5 capture */
110#define ULI_NUM_CAPTURE 5
111#define ULI_NUM_PLAYBACK 6
112
113/* ATI HDMI may have up to 8 playbacks and 0 capture */
114#define ATIHDMI_NUM_CAPTURE 0
115#define ATIHDMI_NUM_PLAYBACK 8
116
117/* TERA has 4 playback and 3 capture */
118#define TERA_NUM_CAPTURE 3
119#define TERA_NUM_PLAYBACK 4
120
1da177e4 121
5aba4f8e
TI		 122static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
123static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
a67ff6a5 124static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
5aba4f8e 125static char *model[SNDRV_CARDS];
1dac6695 126static int position_fix[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5c0d7bc1 127static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5aba4f8e 128static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
d4d9cd03 129static int probe_only[SNDRV_CARDS];
26a6cb6c 130static int jackpoll_ms[SNDRV_CARDS];
41438f13 131static int single_cmd = -1;
71623855 132static int enable_msi = -1;
4ea6fbc8
TI		 133#ifdef CONFIG_SND_HDA_PATCH_LOADER
134static char *patch[SNDRV_CARDS];
135#endif
2dca0bba 136#ifdef CONFIG_SND_HDA_INPUT_BEEP
0920c9b4 137static bool beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] =
2dca0bba
JK		 138 CONFIG_SND_HDA_INPUT_BEEP_MODE};
139#endif
1da177e4 140
5aba4f8e 141module_param_array(index, int, NULL, 0444);
1da177e4 142MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
5aba4f8e 143module_param_array(id, charp, NULL, 0444);
1da177e4 144MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
5aba4f8e
TI		 145module_param_array(enable, bool, NULL, 0444);
146MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
147module_param_array(model, charp, NULL, 0444);
1da177e4 148MODULE_PARM_DESC(model, "Use the given board model.");
5aba4f8e 149module_param_array(position_fix, int, NULL, 0444);
4cb36310 150MODULE_PARM_DESC(position_fix, "DMA pointer read method."
1dac6695 151 "(-1 = system default, 0 = auto, 1 = LPIB, 2 = POSBUF, 3 = VIACOMBO, 4 = COMBO).");
555e219f
TI		 152module_param_array(bdl_pos_adj, int, NULL, 0644);
153MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
5aba4f8e 154module_param_array(probe_mask, int, NULL, 0444);
606ad75f 155MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
079e683e 156module_param_array(probe_only, int, NULL, 0444);
d4d9cd03 157MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
26a6cb6c
DH		 158module_param_array(jackpoll_ms, int, NULL, 0444);
159MODULE_PARM_DESC(jackpoll_ms, "Ms between polling for jack events (default = 0, using unsol events only)");
41438f13 160module_param(single_cmd, bint, 0444);
d01ce99f
TI		 161MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
162 "(for debugging only).");
ac9ef6cf 163module_param(enable_msi, bint, 0444);
134a11f0 164MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
4ea6fbc8
TI		 165#ifdef CONFIG_SND_HDA_PATCH_LOADER
166module_param_array(patch, charp, NULL, 0444);
167MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
168#endif
2dca0bba 169#ifdef CONFIG_SND_HDA_INPUT_BEEP
0920c9b4 170module_param_array(beep_mode, bool, NULL, 0444);
2dca0bba 171MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode "
0920c9b4 172 "(0=off, 1=on) (default=1).");
2dca0bba 173#endif
606ad75f 174
83012a7c 175#ifdef CONFIG_PM
65fcd41d 176static int param_set_xint(const char *val, const struct kernel_param *kp);
9c27847d 177static const struct kernel_param_ops param_ops_xint = {
65fcd41d
TI		 178 .set = param_set_xint,
179 .get = param_get_int,
180};
181#define param_check_xint param_check_int
182
fee2fba3 183static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
65fcd41d 184module_param(power_save, xint, 0644);
fee2fba3
TI		 185MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
186 "(in second, 0 = disable).");
1da177e4 187
dee1b66c
TI		 188/* reset the HD-audio controller in power save mode.
189 * this may give more power-saving, but will take longer time to
190 * wake up.
191 */
8fc24426
TI		 192static bool power_save_controller = 1;
193module_param(power_save_controller, bool, 0644);
dee1b66c 194MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
e62a42ae 195#else
bb573928 196#define power_save 0
83012a7c 197#endif /* CONFIG_PM */
dee1b66c 198
7bfe059e
TI		 199static int align_buffer_size = -1;
200module_param(align_buffer_size, bint, 0644);
2ae66c26
PLB		 201MODULE_PARM_DESC(align_buffer_size,
202 "Force buffer and period sizes to be multiple of 128 bytes.");
203
27fe48d9 204#ifdef CONFIG_X86
7c732015
TI		 205static int hda_snoop = -1;
206module_param_named(snoop, hda_snoop, bint, 0444);
27fe48d9 207MODULE_PARM_DESC(snoop, "Enable/disable snooping");
27fe48d9
TI		 208#else
209#define hda_snoop true
27fe48d9
TI		 210#endif
211
212
1da177e4
LT		 213MODULE_LICENSE("GPL");
214MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
215 "{Intel, ICH6M},"
2f1b3818 216 "{Intel, ICH7},"
f5d40b30 217 "{Intel, ESB2},"
d2981393 218 "{Intel, ICH8},"
f9cc8a8b 219 "{Intel, ICH9},"
c34f5a04 220 "{Intel, ICH10},"
b29c2360 221 "{Intel, PCH},"
d2f2fcd2 222 "{Intel, CPT},"
d2edeb7c 223 "{Intel, PPT},"
8bc039a1 224 "{Intel, LPT},"
144dad99 225 "{Intel, LPT_LP},"
4eeca499 226 "{Intel, WPT_LP},"
c8b00fd2 227 "{Intel, SPT},"
b4565913 228 "{Intel, SPT_LP},"
e926f2c8 229 "{Intel, HPT},"
cea310e8 230 "{Intel, PBG},"
4979bca9 231 "{Intel, SCH},"
fc20a562 232 "{ATI, SB450},"
89be83f8 233 "{ATI, SB600},"
778b6e1b 234 "{ATI, RS600},"
5b15c95f 235 "{ATI, RS690},"
e6db1119
WL		 236 "{ATI, RS780},"
237 "{ATI, R600},"
2797f724
HRK		 238 "{ATI, RV630},"
239 "{ATI, RV610},"
27da1834
WL		 240 "{ATI, RV670},"
241 "{ATI, RV635},"
242 "{ATI, RV620},"
243 "{ATI, RV770},"
fc20a562 244 "{VIA, VT8251},"
47672310 245 "{VIA, VT8237A},"
07e4ca50
TI		 246 "{SiS, SIS966},"
247 "{ULI, M5461}}");
1da177e4
LT		 248MODULE_DESCRIPTION("Intel HDA driver");
249
a82d51ed 250#if defined(CONFIG_PM) && defined(CONFIG_VGA_SWITCHEROO)
f8f1becf 251#if IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI)
a82d51ed
TI		 252#define SUPPORT_VGA_SWITCHEROO
253#endif
254#endif
255
256
1da177e4 257/*
1da177e4 258 */
1da177e4 259
07e4ca50
TI		 260/* driver types */
261enum {
262 AZX_DRIVER_ICH,
32679f95 263 AZX_DRIVER_PCH,
4979bca9 264 AZX_DRIVER_SCH,
fab1285a 265 AZX_DRIVER_HDMI,
07e4ca50 266 AZX_DRIVER_ATI,
778b6e1b 267 AZX_DRIVER_ATIHDMI,
1815b34a 268 AZX_DRIVER_ATIHDMI_NS,
07e4ca50
TI		 269 AZX_DRIVER_VIA,
270 AZX_DRIVER_SIS,
271 AZX_DRIVER_ULI,
da3fca21 272 AZX_DRIVER_NVIDIA,
f269002e 273 AZX_DRIVER_TERA,
14d34f16 274 AZX_DRIVER_CTX,
5ae763b1 275 AZX_DRIVER_CTHDA,
c563f473 276 AZX_DRIVER_CMEDIA,
c4da29ca 277 AZX_DRIVER_GENERIC,
2f5983f2 278 AZX_NUM_DRIVERS, /* keep this as last entry */
07e4ca50
TI		 279};
280
37e661ee
TI		 281#define azx_get_snoop_type(chip) \
282 (((chip)->driver_caps & AZX_DCAPS_SNOOP_MASK) >> 10)
283#define AZX_DCAPS_SNOOP_TYPE(type) ((AZX_SNOOP_TYPE_ ## type) << 10)
284
b42b4afb
TI		 285/* quirks for old Intel chipsets */
286#define AZX_DCAPS_INTEL_ICH \
103884a3 287 (AZX_DCAPS_OLD_SSYNC | AZX_DCAPS_NO_ALIGN_BUFSIZE)
b42b4afb 288
2ea3c6a2 289/* quirks for Intel PCH */
6603249d 290#define AZX_DCAPS_INTEL_PCH_BASE \
103884a3 291 (AZX_DCAPS_NO_ALIGN_BUFSIZE | AZX_DCAPS_COUNT_LPIB_DELAY |\
bcb337d1 292 AZX_DCAPS_SNOOP_TYPE(SCH))
d7dab4db 293
55913110 294/* PCH up to IVB; no runtime PM */
6603249d 295#define AZX_DCAPS_INTEL_PCH_NOPM \
55913110 296 (AZX_DCAPS_INTEL_PCH_BASE)
6603249d 297
55913110 298/* PCH for HSW/BDW; with runtime PM */
d7dab4db 299#define AZX_DCAPS_INTEL_PCH \
6603249d 300 (AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_PM_RUNTIME)
9477c58e 301
6603249d 302/* HSW HDMI */
33499a15 303#define AZX_DCAPS_INTEL_HASWELL \
103884a3 304 (/*AZX_DCAPS_ALIGN_BUFSIZE |*/ AZX_DCAPS_COUNT_LPIB_DELAY |\
37e661ee
TI		 305 AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_POWERWELL |\
306 AZX_DCAPS_SNOOP_TYPE(SCH))
33499a15 307
54a0405d
LY		 308/* Broadwell HDMI can't use position buffer reliably, force to use LPIB */
309#define AZX_DCAPS_INTEL_BROADWELL \
103884a3 310 (/*AZX_DCAPS_ALIGN_BUFSIZE |*/ AZX_DCAPS_POSFIX_LPIB |\
37e661ee
TI		 311 AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_POWERWELL |\
312 AZX_DCAPS_SNOOP_TYPE(SCH))
54a0405d 313
40cc2392
ML		 314#define AZX_DCAPS_INTEL_BAYTRAIL \
315 (AZX_DCAPS_INTEL_PCH_NOPM | AZX_DCAPS_I915_POWERWELL)
316
2d846c74
LY		 317#define AZX_DCAPS_INTEL_BRASWELL \
318 (AZX_DCAPS_INTEL_PCH | AZX_DCAPS_I915_POWERWELL)
319
d6795827 320#define AZX_DCAPS_INTEL_SKYLAKE \
2d846c74
LY		 321 (AZX_DCAPS_INTEL_PCH | AZX_DCAPS_SEPARATE_STREAM_TAG |\
322 AZX_DCAPS_I915_POWERWELL)
d6795827 323
c87693da
LH		 324#define AZX_DCAPS_INTEL_BROXTON \
325 (AZX_DCAPS_INTEL_PCH | AZX_DCAPS_SEPARATE_STREAM_TAG |\
326 AZX_DCAPS_I915_POWERWELL)
327
9477c58e
TI		 328/* quirks for ATI SB / AMD Hudson */
329#define AZX_DCAPS_PRESET_ATI_SB \
37e661ee
TI		 330 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB |\
331 AZX_DCAPS_SNOOP_TYPE(ATI))
9477c58e
TI		 332
333/* quirks for ATI/AMD HDMI */
334#define AZX_DCAPS_PRESET_ATI_HDMI \
db79afa1
BH		 335 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB|\
336 AZX_DCAPS_NO_MSI64)
9477c58e 337
37e661ee
TI		 338/* quirks for ATI HDMI with snoop off */
339#define AZX_DCAPS_PRESET_ATI_HDMI_NS \
340 (AZX_DCAPS_PRESET_ATI_HDMI | AZX_DCAPS_SNOOP_OFF)
341
9477c58e
TI		 342/* quirks for Nvidia */
343#define AZX_DCAPS_PRESET_NVIDIA \
3ab7511e 344 (AZX_DCAPS_NO_MSI | AZX_DCAPS_CORBRP_SELF_CLEAR |\
37e661ee 345 AZX_DCAPS_SNOOP_TYPE(NVIDIA))
9477c58e 346
5ae763b1 347#define AZX_DCAPS_PRESET_CTHDA \
37e661ee 348 (AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB |\
cadd16ea 349 AZX_DCAPS_NO_64BIT |\
37e661ee 350 AZX_DCAPS_4K_BDLE_BOUNDARY | AZX_DCAPS_SNOOP_OFF)
5ae763b1 351
a82d51ed 352/*
2b760d88 353 * vga_switcheroo support
a82d51ed
TI		 354 */
355#ifdef SUPPORT_VGA_SWITCHEROO
5cb543db
TI		 356#define use_vga_switcheroo(chip) ((chip)->use_vga_switcheroo)
357#else
358#define use_vga_switcheroo(chip) 0
359#endif
360
03b135ce
LY		 361#define CONTROLLER_IN_GPU(pci) (((pci)->device == 0x0a0c) || \
362 ((pci)->device == 0x0c0c) || \
363 ((pci)->device == 0x0d0c) || \
364 ((pci)->device == 0x160c))
365
7e31a015
TI		 366#define IS_SKL(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0xa170)
367#define IS_SKL_LP(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x9d70)
35639a0e
VK		 368#define IS_KBL(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0xa171)
369#define IS_KBL_LP(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x9d71)
6858107e 370#define IS_KBL_H(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0xa2f0)
7e31a015 371#define IS_BXT(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x5a98)
35639a0e 372#define IS_SKL_PLUS(pci) (IS_SKL(pci) || IS_SKL_LP(pci) || IS_BXT(pci)) || \
6858107e 373 IS_KBL(pci) || IS_KBL_LP(pci) || IS_KBL_H(pci)
7c23b7c1 374
48c8b0eb 375static char *driver_short_names[] = {
07e4ca50 376 [AZX_DRIVER_ICH] = "HDA Intel",
32679f95 377 [AZX_DRIVER_PCH] = "HDA Intel PCH",
4979bca9 378 [AZX_DRIVER_SCH] = "HDA Intel MID",
fab1285a 379 [AZX_DRIVER_HDMI] = "HDA Intel HDMI",
07e4ca50 380 [AZX_DRIVER_ATI] = "HDA ATI SB",
778b6e1b 381 [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
1815b34a 382 [AZX_DRIVER_ATIHDMI_NS] = "HDA ATI HDMI",
07e4ca50
TI		 383 [AZX_DRIVER_VIA] = "HDA VIA VT82xx",
384 [AZX_DRIVER_SIS] = "HDA SIS966",
da3fca21
V		 385 [AZX_DRIVER_ULI] = "HDA ULI M5461",
386 [AZX_DRIVER_NVIDIA] = "HDA NVidia",
f269002e 387 [AZX_DRIVER_TERA] = "HDA Teradici",
14d34f16 388 [AZX_DRIVER_CTX] = "HDA Creative",
5ae763b1 389 [AZX_DRIVER_CTHDA] = "HDA Creative",
c563f473 390 [AZX_DRIVER_CMEDIA] = "HDA C-Media",
c4da29ca 391 [AZX_DRIVER_GENERIC] = "HD-Audio Generic",
07e4ca50
TI		 392};
393
27fe48d9 394#ifdef CONFIG_X86
9ddf1aeb 395static void __mark_pages_wc(struct azx *chip, struct snd_dma_buffer *dmab, bool on)
27fe48d9 396{
9ddf1aeb
TI		 397 int pages;
398
27fe48d9
TI		 399 if (azx_snoop(chip))
400 return;
9ddf1aeb
TI		 401 if (!dmab || !dmab->area || !dmab->bytes)
402 return;
403
404#ifdef CONFIG_SND_DMA_SGBUF
405 if (dmab->dev.type == SNDRV_DMA_TYPE_DEV_SG) {
406 struct snd_sg_buf *sgbuf = dmab->private_data;
3b70bdba
TI		 407 if (chip->driver_type == AZX_DRIVER_CMEDIA)
408 return; /* deal with only CORB/RIRB buffers */
27fe48d9 409 if (on)
9ddf1aeb 410 set_pages_array_wc(sgbuf->page_table, sgbuf->pages);
27fe48d9 411 else
9ddf1aeb
TI		 412 set_pages_array_wb(sgbuf->page_table, sgbuf->pages);
413 return;
27fe48d9 414 }
9ddf1aeb
TI		 415#endif
416
417 pages = (dmab->bytes + PAGE_SIZE - 1) >> PAGE_SHIFT;
418 if (on)
419 set_memory_wc((unsigned long)dmab->area, pages);
420 else
421 set_memory_wb((unsigned long)dmab->area, pages);
27fe48d9
TI		 422}
423
424static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf,
425 bool on)
426{
9ddf1aeb 427 __mark_pages_wc(chip, buf, on);
27fe48d9
TI		 428}
429static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev,
9ddf1aeb 430 struct snd_pcm_substream *substream, bool on)
27fe48d9
TI		 431{
432 if (azx_dev->wc_marked != on) {
9ddf1aeb 433 __mark_pages_wc(chip, snd_pcm_get_dma_buf(substream), on);
27fe48d9
TI		 434 azx_dev->wc_marked = on;
435 }
436}
437#else
438/* NOP for other archs */
439static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf,
440 bool on)
441{
442}
443static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev,
9ddf1aeb 444 struct snd_pcm_substream *substream, bool on)
27fe48d9
TI		 445{
446}
447#endif
448
68e7fffc 449static int azx_acquire_irq(struct azx *chip, int do_disconnect);
111d3af5 450
cb53c626
TI		 451/*
452 * initialize the PCI registers
453 */
454/* update bits in a PCI register byte */
455static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
456 unsigned char mask, unsigned char val)
457{
458 unsigned char data;
459
460 pci_read_config_byte(pci, reg, &data);
461 data &= ~mask;
462 data |= (val & mask);
463 pci_write_config_byte(pci, reg, data);
464}
465
466static void azx_init_pci(struct azx *chip)
467{
37e661ee
TI		 468 int snoop_type = azx_get_snoop_type(chip);
469
cb53c626
TI		 470 /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
471 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
472 * Ensuring these bits are 0 clears playback static on some HD Audio
a09e89f6
AL		 473 * codecs.
474 * The PCI register TCSEL is defined in the Intel manuals.
cb53c626 475 */
46f2cc80 476 if (!(chip->driver_caps & AZX_DCAPS_NO_TCSEL)) {
4e76a883 477 dev_dbg(chip->card->dev, "Clearing TCSEL\n");
fb1d8ac2 478 update_pci_byte(chip->pci, AZX_PCIREG_TCSEL, 0x07, 0);
9477c58e 479 }
cb53c626 480
9477c58e
TI		 481 /* For ATI SB450/600/700/800/900 and AMD Hudson azalia HD audio,
482 * we need to enable snoop.
483 */
37e661ee 484 if (snoop_type == AZX_SNOOP_TYPE_ATI) {
4e76a883
TI		 485 dev_dbg(chip->card->dev, "Setting ATI snoop: %d\n",
486 azx_snoop(chip));
cb53c626 487 update_pci_byte(chip->pci,
27fe48d9
TI		 488 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 0x07,
489 azx_snoop(chip) ? ATI_SB450_HDAUDIO_ENABLE_SNOOP : 0);
9477c58e
TI		 490 }
491
492 /* For NVIDIA HDA, enable snoop */
37e661ee 493 if (snoop_type == AZX_SNOOP_TYPE_NVIDIA) {
4e76a883
TI		 494 dev_dbg(chip->card->dev, "Setting Nvidia snoop: %d\n",
495 azx_snoop(chip));
cb53c626
TI		 496 update_pci_byte(chip->pci,
497 NVIDIA_HDA_TRANSREG_ADDR,
498 0x0f, NVIDIA_HDA_ENABLE_COHBITS);
320dcc30
PC		 499 update_pci_byte(chip->pci,
500 NVIDIA_HDA_ISTRM_COH,
501 0x01, NVIDIA_HDA_ENABLE_COHBIT);
502 update_pci_byte(chip->pci,
503 NVIDIA_HDA_OSTRM_COH,
504 0x01, NVIDIA_HDA_ENABLE_COHBIT);
9477c58e
TI		 505 }
506
507 /* Enable SCH/PCH snoop if needed */
37e661ee 508 if (snoop_type == AZX_SNOOP_TYPE_SCH) {
27fe48d9 509 unsigned short snoop;
90a5ad52 510 pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
27fe48d9
TI		 511 if ((!azx_snoop(chip) && !(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)) ||
512 (azx_snoop(chip) && (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP))) {
513 snoop &= ~INTEL_SCH_HDA_DEVC_NOSNOOP;
514 if (!azx_snoop(chip))
515 snoop |= INTEL_SCH_HDA_DEVC_NOSNOOP;
516 pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC, snoop);
90a5ad52
TI		 517 pci_read_config_word(chip->pci,
518 INTEL_SCH_HDA_DEVC, &snoop);
90a5ad52 519 }
4e76a883
TI		 520 dev_dbg(chip->card->dev, "SCH snoop: %s\n",
521 (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) ?
522 "Disabled" : "Enabled");
da3fca21 523 }
1da177e4
LT		 524}
525
7c23b7c1
LH		 526/*
527 * In BXT-P A0, HD-Audio DMA requests is later than expected,
528 * and makes an audio stream sensitive to system latencies when
529 * 24/32 bits are playing.
530 * Adjusting threshold of DMA fifo to force the DMA request
531 * sooner to improve latency tolerance at the expense of power.
532 */
533static void bxt_reduce_dma_latency(struct azx *chip)
534{
535 u32 val;
536
537 val = azx_readl(chip, SKL_EM4L);
538 val &= (0x3 << 20);
539 azx_writel(chip, SKL_EM4L, val);
540}
541
0a673521
LH		 542static void hda_intel_init_chip(struct azx *chip, bool full_reset)
543{
98d8fc6c 544 struct hdac_bus *bus = azx_bus(chip);
7c23b7c1 545 struct pci_dev *pci = chip->pci;
6639484d 546 u32 val;
0a673521
LH		 547
548 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
98d8fc6c 549 snd_hdac_set_codec_wakeup(bus, true);
7e31a015 550 if (IS_SKL_PLUS(pci)) {
6639484d
LY		 551 pci_read_config_dword(pci, INTEL_HDA_CGCTL, &val);
552 val = val & ~INTEL_HDA_CGCTL_MISCBDCGE;
553 pci_write_config_dword(pci, INTEL_HDA_CGCTL, val);
554 }
0a673521 555 azx_init_chip(chip, full_reset);
7e31a015 556 if (IS_SKL_PLUS(pci)) {
6639484d
LY		 557 pci_read_config_dword(pci, INTEL_HDA_CGCTL, &val);
558 val = val | INTEL_HDA_CGCTL_MISCBDCGE;
559 pci_write_config_dword(pci, INTEL_HDA_CGCTL, val);
560 }
0a673521 561 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
98d8fc6c 562 snd_hdac_set_codec_wakeup(bus, false);
7c23b7c1
LH		 563
564 /* reduce dma latency to avoid noise */
7e31a015 565 if (IS_BXT(pci))
7c23b7c1 566 bxt_reduce_dma_latency(chip);
0a673521
LH		 567}
568
b6050ef6
TI		 569/* calculate runtime delay from LPIB */
570static int azx_get_delay_from_lpib(struct azx *chip, struct azx_dev *azx_dev,
571 unsigned int pos)
572{
7833c3f8 573 struct snd_pcm_substream *substream = azx_dev->core.substream;
b6050ef6
TI		 574 int stream = substream->stream;
575 unsigned int lpib_pos = azx_get_pos_lpib(chip, azx_dev);
576 int delay;
577
578 if (stream == SNDRV_PCM_STREAM_PLAYBACK)
579 delay = pos - lpib_pos;
580 else
581 delay = lpib_pos - pos;
582 if (delay < 0) {
7833c3f8 583 if (delay >= azx_dev->core.delay_negative_threshold)
b6050ef6
TI		 584 delay = 0;
585 else
7833c3f8 586 delay += azx_dev->core.bufsize;
b6050ef6
TI		 587 }
588
7833c3f8 589 if (delay >= azx_dev->core.period_bytes) {
b6050ef6
TI		 590 dev_info(chip->card->dev,
591 "Unstable LPIB (%d >= %d); disabling LPIB delay counting\n",
7833c3f8 592 delay, azx_dev->core.period_bytes);
b6050ef6
TI		 593 delay = 0;
594 chip->driver_caps &= ~AZX_DCAPS_COUNT_LPIB_DELAY;
595 chip->get_delay[stream] = NULL;
596 }
597
598 return bytes_to_frames(substream->runtime, delay);
599}
600
9ad593f6
TI		 601static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);
602
7ca954a8
DR		 603/* called from IRQ */
604static int azx_position_check(struct azx *chip, struct azx_dev *azx_dev)
605{
9a34af4a 606 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
7ca954a8
DR		 607 int ok;
608
609 ok = azx_position_ok(chip, azx_dev);
610 if (ok == 1) {
611 azx_dev->irq_pending = 0;
612 return ok;
2f35c630 613 } else if (ok == 0) {
7ca954a8
DR		 614 /* bogus IRQ, process it later */
615 azx_dev->irq_pending = 1;
2f35c630 616 schedule_work(&hda->irq_pending_work);
7ca954a8
DR		 617 }
618 return 0;
619}
620
17eccb27
ML		 621/* Enable/disable i915 display power for the link */
622static int azx_intel_link_power(struct azx *chip, bool enable)
623{
98d8fc6c 624 struct hdac_bus *bus = azx_bus(chip);
17eccb27 625
98d8fc6c 626 return snd_hdac_display_power(bus, enable);
17eccb27
ML		 627}
628
9ad593f6
TI		 629/*
630 * Check whether the current DMA position is acceptable for updating
631 * periods. Returns non-zero if it's OK.
632 *
633 * Many HD-audio controllers appear pretty inaccurate about
634 * the update-IRQ timing. The IRQ is issued before actually the
635 * data is processed. So, we need to process it afterwords in a
636 * workqueue.
637 */
638static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev)
639{
7833c3f8 640 struct snd_pcm_substream *substream = azx_dev->core.substream;
b6050ef6 641 int stream = substream->stream;
e5463720 642 u32 wallclk;
9ad593f6
TI		 643 unsigned int pos;
644
7833c3f8
TI		 645 wallclk = azx_readl(chip, WALLCLK) - azx_dev->core.start_wallclk;
646 if (wallclk < (azx_dev->core.period_wallclk * 2) / 3)
fa00e046 647 return -1; /* bogus (too early) interrupt */
fa00e046 648
b6050ef6
TI		 649 if (chip->get_position[stream])
650 pos = chip->get_position[stream](chip, azx_dev);
651 else { /* use the position buffer as default */
652 pos = azx_get_pos_posbuf(chip, azx_dev);
653 if (!pos || pos == (u32)-1) {
654 dev_info(chip->card->dev,
655 "Invalid position buffer, using LPIB read method instead.\n");
656 chip->get_position[stream] = azx_get_pos_lpib;
ccc98865
TI		 657 if (chip->get_position[0] == azx_get_pos_lpib &&
658 chip->get_position[1] == azx_get_pos_lpib)
659 azx_bus(chip)->use_posbuf = false;
b6050ef6
TI		 660 pos = azx_get_pos_lpib(chip, azx_dev);
661 chip->get_delay[stream] = NULL;
662 } else {
663 chip->get_position[stream] = azx_get_pos_posbuf;
664 if (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)
665 chip->get_delay[stream] = azx_get_delay_from_lpib;
666 }
667 }
668
7833c3f8 669 if (pos >= azx_dev->core.bufsize)
b6050ef6 670 pos = 0;
9ad593f6 671
7833c3f8 672 if (WARN_ONCE(!azx_dev->core.period_bytes,
d6d8bf54 673 "hda-intel: zero azx_dev->period_bytes"))
f48f606d 674 return -1; /* this shouldn't happen! */
7833c3f8
TI		 675 if (wallclk < (azx_dev->core.period_wallclk * 5) / 4 &&
676 pos % azx_dev->core.period_bytes > azx_dev->core.period_bytes / 2)
f48f606d 677 /* NG - it's below the first next period boundary */
4f0189be 678 return chip->bdl_pos_adj ? 0 : -1;
7833c3f8 679 azx_dev->core.start_wallclk += wallclk;
9ad593f6
TI		 680 return 1; /* OK, it's fine */
681}
682
683/*
684 * The work for pending PCM period updates.
685 */
686static void azx_irq_pending_work(struct work_struct *work)
687{
9a34af4a
TI		 688 struct hda_intel *hda = container_of(work, struct hda_intel, irq_pending_work);
689 struct azx *chip = &hda->chip;
7833c3f8
TI		 690 struct hdac_bus *bus = azx_bus(chip);
691 struct hdac_stream *s;
692 int pending, ok;
9ad593f6 693
9a34af4a 694 if (!hda->irq_pending_warned) {
4e76a883
TI		 695 dev_info(chip->card->dev,
696 "IRQ timing workaround is activated for card #%d. Suggest a bigger bdl_pos_adj.\n",
697 chip->card->number);
9a34af4a 698 hda->irq_pending_warned = 1;
a6a950a8
TI		 699 }
700
9ad593f6
TI		 701 for (;;) {
702 pending = 0;
a41d1224 703 spin_lock_irq(&bus->reg_lock);
7833c3f8
TI		 704 list_for_each_entry(s, &bus->stream_list, list) {
705 struct azx_dev *azx_dev = stream_to_azx_dev(s);
9ad593f6 706 if (!azx_dev->irq_pending ||
7833c3f8
TI		 707 !s->substream ||
708 !s->running)
9ad593f6 709 continue;
e5463720
JK		 710 ok = azx_position_ok(chip, azx_dev);
711 if (ok > 0) {
9ad593f6 712 azx_dev->irq_pending = 0;
a41d1224 713 spin_unlock(&bus->reg_lock);
7833c3f8 714 snd_pcm_period_elapsed(s->substream);
a41d1224 715 spin_lock(&bus->reg_lock);
e5463720
JK		 716 } else if (ok < 0) {
717 pending = 0; /* too early */
9ad593f6
TI		 718 } else
719 pending++;
720 }
a41d1224 721 spin_unlock_irq(&bus->reg_lock);
9ad593f6
TI		 722 if (!pending)
723 return;
08af495f 724 msleep(1);
9ad593f6
TI		 725 }
726}
727
728/* clear irq_pending flags and assure no on-going workq */
729static void azx_clear_irq_pending(struct azx *chip)
730{
7833c3f8
TI		 731 struct hdac_bus *bus = azx_bus(chip);
732 struct hdac_stream *s;
9ad593f6 733
a41d1224 734 spin_lock_irq(&bus->reg_lock);
7833c3f8
TI		 735 list_for_each_entry(s, &bus->stream_list, list) {
736 struct azx_dev *azx_dev = stream_to_azx_dev(s);
737 azx_dev->irq_pending = 0;
738 }
a41d1224 739 spin_unlock_irq(&bus->reg_lock);
1da177e4
LT		 740}
741
68e7fffc
TI		 742static int azx_acquire_irq(struct azx *chip, int do_disconnect)
743{
a41d1224
TI		 744 struct hdac_bus *bus = azx_bus(chip);
745
437a5a46
TI		 746 if (request_irq(chip->pci->irq, azx_interrupt,
747 chip->msi ? 0 : IRQF_SHARED,
de65360b 748 chip->card->irq_descr, chip)) {
4e76a883
TI		 749 dev_err(chip->card->dev,
750 "unable to grab IRQ %d, disabling device\n",
751 chip->pci->irq);
68e7fffc
TI		 752 if (do_disconnect)
753 snd_card_disconnect(chip->card);
754 return -1;
755 }
a41d1224 756 bus->irq = chip->pci->irq;
69e13418 757 pci_intx(chip->pci, !chip->msi);
68e7fffc
TI		 758 return 0;
759}
760
b6050ef6
TI		 761/* get the current DMA position with correction on VIA chips */
762static unsigned int azx_via_get_position(struct azx *chip,
763 struct azx_dev *azx_dev)
764{
765 unsigned int link_pos, mini_pos, bound_pos;
766 unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos;
767 unsigned int fifo_size;
768
1604eeee 769 link_pos = snd_hdac_stream_get_pos_lpib(azx_stream(azx_dev));
7833c3f8 770 if (azx_dev->core.substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
b6050ef6
TI		 771 /* Playback, no problem using link position */
772 return link_pos;
773 }
774
775 /* Capture */
776 /* For new chipset,
777 * use mod to get the DMA position just like old chipset
778 */
7833c3f8
TI		 779 mod_dma_pos = le32_to_cpu(*azx_dev->core.posbuf);
780 mod_dma_pos %= azx_dev->core.period_bytes;
b6050ef6
TI		 781
782 /* azx_dev->fifo_size can't get FIFO size of in stream.
783 * Get from base address + offset.
784 */
a41d1224
TI		 785 fifo_size = readw(azx_bus(chip)->remap_addr +
786 VIA_IN_STREAM0_FIFO_SIZE_OFFSET);
b6050ef6
TI		 787
788 if (azx_dev->insufficient) {
789 /* Link position never gather than FIFO size */
790 if (link_pos <= fifo_size)
791 return 0;
792
793 azx_dev->insufficient = 0;
794 }
795
796 if (link_pos <= fifo_size)
7833c3f8 797 mini_pos = azx_dev->core.bufsize + link_pos - fifo_size;
b6050ef6
TI		 798 else
799 mini_pos = link_pos - fifo_size;
800
801 /* Find nearest previous boudary */
7833c3f8
TI		 802 mod_mini_pos = mini_pos % azx_dev->core.period_bytes;
803 mod_link_pos = link_pos % azx_dev->core.period_bytes;
b6050ef6
TI		 804 if (mod_link_pos >= fifo_size)
805 bound_pos = link_pos - mod_link_pos;
806 else if (mod_dma_pos >= mod_mini_pos)
807 bound_pos = mini_pos - mod_mini_pos;
808 else {
7833c3f8
TI		 809 bound_pos = mini_pos - mod_mini_pos + azx_dev->core.period_bytes;
810 if (bound_pos >= azx_dev->core.bufsize)
b6050ef6
TI		 811 bound_pos = 0;
812 }
813
814 /* Calculate real DMA position we want */
815 return bound_pos + mod_dma_pos;
816}
817
83012a7c 818#ifdef CONFIG_PM
65fcd41d
TI		 819static DEFINE_MUTEX(card_list_lock);
820static LIST_HEAD(card_list);
821
822static void azx_add_card_list(struct azx *chip)
823{
9a34af4a 824 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
65fcd41d 825 mutex_lock(&card_list_lock);
9a34af4a 826 list_add(&hda->list, &card_list);
65fcd41d
TI		 827 mutex_unlock(&card_list_lock);
828}
829
830static void azx_del_card_list(struct azx *chip)
831{
9a34af4a 832 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
65fcd41d 833 mutex_lock(&card_list_lock);
9a34af4a 834 list_del_init(&hda->list);
65fcd41d
TI		 835 mutex_unlock(&card_list_lock);
836}
837
838/* trigger power-save check at writing parameter */
839static int param_set_xint(const char *val, const struct kernel_param *kp)
840{
9a34af4a 841 struct hda_intel *hda;
65fcd41d 842 struct azx *chip;
65fcd41d
TI		 843 int prev = power_save;
844 int ret = param_set_int(val, kp);
845
846 if (ret || prev == power_save)
847 return ret;
848
849 mutex_lock(&card_list_lock);
9a34af4a
TI		 850 list_for_each_entry(hda, &card_list, list) {
851 chip = &hda->chip;
a41d1224 852 if (!hda->probe_continued || chip->disabled)
65fcd41d 853 continue;
a41d1224 854 snd_hda_set_power_save(&chip->bus, power_save * 1000);
65fcd41d
TI		 855 }
856 mutex_unlock(&card_list_lock);
857 return 0;
858}
859#else
860#define azx_add_card_list(chip) /* NOP */
861#define azx_del_card_list(chip) /* NOP */
83012a7c 862#endif /* CONFIG_PM */
5c0b9bec 863
7ccbde57 864#if defined(CONFIG_PM_SLEEP) || defined(SUPPORT_VGA_SWITCHEROO)
5c0b9bec
TI		 865/*
866 * power management
867 */
68cb2b55 868static int azx_suspend(struct device *dev)
1da177e4 869{
68cb2b55 870 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 871 struct azx *chip;
872 struct hda_intel *hda;
a41d1224 873 struct hdac_bus *bus;
1da177e4 874
2d9772ef
TI		 875 if (!card)
876 return 0;
877
878 chip = card->private_data;
879 hda = container_of(chip, struct hda_intel, chip);
342e8449 880 if (chip->disabled || hda->init_failed || !chip->running)
c5c21523
TI		 881 return 0;
882
a41d1224 883 bus = azx_bus(chip);
421a1252 884 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
9ad593f6 885 azx_clear_irq_pending(chip);
cb53c626 886 azx_stop_chip(chip);
7295b264 887 azx_enter_link_reset(chip);
a41d1224
TI		 888 if (bus->irq >= 0) {
889 free_irq(bus->irq, chip);
890 bus->irq = -1;
30b35399 891 }
a07187c9 892
68e7fffc 893 if (chip->msi)
43001c95 894 pci_disable_msi(chip->pci);
795614dd
ML		 895 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL
896 && hda->need_i915_power)
98d8fc6c 897 snd_hdac_display_power(bus, false);
785d8c4b
LY		 898
899 trace_azx_suspend(chip);
1da177e4
LT		 900 return 0;
901}
902
68cb2b55 903static int azx_resume(struct device *dev)
1da177e4 904{
68cb2b55
TI		 905 struct pci_dev *pci = to_pci_dev(dev);
906 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 907 struct azx *chip;
908 struct hda_intel *hda;
a52ff34e 909 struct hdac_bus *bus;
2d9772ef
TI		 910
911 if (!card)
912 return 0;
1da177e4 913
2d9772ef
TI		 914 chip = card->private_data;
915 hda = container_of(chip, struct hda_intel, chip);
a52ff34e 916 bus = azx_bus(chip);
342e8449 917 if (chip->disabled || hda->init_failed || !chip->running)
c5c21523
TI		 918 return 0;
919
a52ff34e
TI		 920 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
921 snd_hdac_display_power(bus, true);
922 if (hda->need_i915_power)
923 snd_hdac_i915_set_bclk(bus);
a07187c9 924 }
a52ff34e 925
68e7fffc
TI		 926 if (chip->msi)
927 if (pci_enable_msi(pci) < 0)
928 chip->msi = 0;
929 if (azx_acquire_irq(chip, 1) < 0)
30b35399 930 return -EIO;
cb53c626 931 azx_init_pci(chip);
d804ad92 932
0a673521 933 hda_intel_init_chip(chip, true);
d804ad92 934
a52ff34e
TI		 935 /* power down again for link-controlled chips */
936 if ((chip->driver_caps & AZX_DCAPS_I915_POWERWELL) &&
937 !hda->need_i915_power)
938 snd_hdac_display_power(bus, false);
939
421a1252 940 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
785d8c4b
LY		 941
942 trace_azx_resume(chip);
1da177e4
LT		 943 return 0;
944}
b8dfc462
ML		 945#endif /* CONFIG_PM_SLEEP || SUPPORT_VGA_SWITCHEROO */
946
3e6db33a
XZ		 947#ifdef CONFIG_PM_SLEEP
948/* put codec down to D3 at hibernation for Intel SKL+;
949 * otherwise BIOS may still access the codec and screw up the driver
950 */
3e6db33a
XZ		 951static int azx_freeze_noirq(struct device *dev)
952{
953 struct pci_dev *pci = to_pci_dev(dev);
954
955 if (IS_SKL_PLUS(pci))
956 pci_set_power_state(pci, PCI_D3hot);
957
958 return 0;
959}
960
961static int azx_thaw_noirq(struct device *dev)
962{
963 struct pci_dev *pci = to_pci_dev(dev);
964
965 if (IS_SKL_PLUS(pci))
966 pci_set_power_state(pci, PCI_D0);
967
968 return 0;
969}
970#endif /* CONFIG_PM_SLEEP */
971
641d334b 972#ifdef CONFIG_PM
b8dfc462
ML		 973static int azx_runtime_suspend(struct device *dev)
974{
975 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 976 struct azx *chip;
977 struct hda_intel *hda;
b8dfc462 978
2d9772ef
TI		 979 if (!card)
980 return 0;
981
982 chip = card->private_data;
983 hda = container_of(chip, struct hda_intel, chip);
1618e84a 984 if (chip->disabled || hda->init_failed)
246efa4a
DA		 985 return 0;
986
364aa716 987 if (!azx_has_pm_runtime(chip))
246efa4a
DA		 988 return 0;
989
7d4f606c
WX		 990 /* enable controller wake up event */
991 azx_writew(chip, WAKEEN, azx_readw(chip, WAKEEN) |
992 STATESTS_INT_MASK);
993
b8dfc462 994 azx_stop_chip(chip);
873ce8ad 995 azx_enter_link_reset(chip);
b8dfc462 996 azx_clear_irq_pending(chip);
795614dd
ML		 997 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL
998 && hda->need_i915_power)
98d8fc6c 999 snd_hdac_display_power(azx_bus(chip), false);
e4d9e513 1000
785d8c4b 1001 trace_azx_runtime_suspend(chip);
b8dfc462
ML		 1002 return 0;
1003}
1004
1005static int azx_runtime_resume(struct device *dev)
1006{
1007 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 1008 struct azx *chip;
1009 struct hda_intel *hda;
98d8fc6c 1010 struct hdac_bus *bus;
7d4f606c
WX		 1011 struct hda_codec *codec;
1012 int status;
b8dfc462 1013
2d9772ef
TI		 1014 if (!card)
1015 return 0;
1016
1017 chip = card->private_data;
1018 hda = container_of(chip, struct hda_intel, chip);
a52ff34e 1019 bus = azx_bus(chip);
1618e84a 1020 if (chip->disabled || hda->init_failed)
246efa4a
DA		 1021 return 0;
1022
364aa716 1023 if (!azx_has_pm_runtime(chip))
246efa4a
DA		 1024 return 0;
1025
033ea349 1026 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
a52ff34e
TI		 1027 snd_hdac_display_power(bus, true);
1028 if (hda->need_i915_power)
bb03ed21 1029 snd_hdac_i915_set_bclk(bus);
a07187c9 1030 }
7d4f606c
WX		 1031
1032 /* Read STATESTS before controller reset */
1033 status = azx_readw(chip, STATESTS);
1034
b8dfc462 1035 azx_init_pci(chip);
0a673521 1036 hda_intel_init_chip(chip, true);
7d4f606c 1037
a41d1224
TI		 1038 if (status) {
1039 list_for_each_codec(codec, &chip->bus)
7d4f606c 1040 if (status & (1 << codec->addr))
2f35c630
TI		 1041 schedule_delayed_work(&codec->jackpoll_work,
1042 codec->jackpoll_interval);
7d4f606c
WX		 1043 }
1044
1045 /* disable controller Wake Up event*/
1046 azx_writew(chip, WAKEEN, azx_readw(chip, WAKEEN) &
1047 ~STATESTS_INT_MASK);
1048
a52ff34e
TI		 1049 /* power down again for link-controlled chips */
1050 if ((chip->driver_caps & AZX_DCAPS_I915_POWERWELL) &&
1051 !hda->need_i915_power)
1052 snd_hdac_display_power(bus, false);
1053
785d8c4b 1054 trace_azx_runtime_resume(chip);
b8dfc462
ML		 1055 return 0;
1056}
6eb827d2
TI		 1057
1058static int azx_runtime_idle(struct device *dev)
1059{
1060 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 1061 struct azx *chip;
1062 struct hda_intel *hda;
1063
1064 if (!card)
1065 return 0;
6eb827d2 1066
2d9772ef
TI		 1067 chip = card->private_data;
1068 hda = container_of(chip, struct hda_intel, chip);
1618e84a 1069 if (chip->disabled || hda->init_failed)
246efa4a
DA		 1070 return 0;
1071
55ed9cd1 1072 if (!power_save_controller || !azx_has_pm_runtime(chip) ||
342e8449 1073 azx_bus(chip)->codec_powered || !chip->running)
6eb827d2
TI		 1074 return -EBUSY;
1075
1076 return 0;
1077}
1078
b8dfc462
ML		 1079static const struct dev_pm_ops azx_pm = {
1080 SET_SYSTEM_SLEEP_PM_OPS(azx_suspend, azx_resume)
3e6db33a
XZ		 1081#ifdef CONFIG_PM_SLEEP
1082 .freeze_noirq = azx_freeze_noirq,
1083 .thaw_noirq = azx_thaw_noirq,
1084#endif
6eb827d2 1085 SET_RUNTIME_PM_OPS(azx_runtime_suspend, azx_runtime_resume, azx_runtime_idle)
b8dfc462
ML		 1086};
1087
68cb2b55
TI		 1088#define AZX_PM_OPS &azx_pm
1089#else
68cb2b55 1090#define AZX_PM_OPS NULL
b8dfc462 1091#endif /* CONFIG_PM */
1da177e4
LT		 1092
1093
48c8b0eb 1094static int azx_probe_continue(struct azx *chip);
a82d51ed 1095
8393ec4a 1096#ifdef SUPPORT_VGA_SWITCHEROO
e23e7a14 1097static struct pci_dev *get_bound_vga(struct pci_dev *pci);
a82d51ed 1098
a82d51ed
TI		 1099static void azx_vs_set_state(struct pci_dev *pci,
1100 enum vga_switcheroo_state state)
1101{
1102 struct snd_card *card = pci_get_drvdata(pci);
1103 struct azx *chip = card->private_data;
9a34af4a 1104 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a82d51ed
TI		 1105 bool disabled;
1106
9a34af4a
TI		 1107 wait_for_completion(&hda->probe_wait);
1108 if (hda->init_failed)
a82d51ed
TI		 1109 return;
1110
1111 disabled = (state == VGA_SWITCHEROO_OFF);
1112 if (chip->disabled == disabled)
1113 return;
1114
a41d1224 1115 if (!hda->probe_continued) {
a82d51ed
TI		 1116 chip->disabled = disabled;
1117 if (!disabled) {
4e76a883
TI		 1118 dev_info(chip->card->dev,
1119 "Start delayed initialization\n");
5c90680e 1120 if (azx_probe_continue(chip) < 0) {
4e76a883 1121 dev_err(chip->card->dev, "initialization error\n");
9a34af4a 1122 hda->init_failed = true;
a82d51ed
TI		 1123 }
1124 }
1125 } else {
2b760d88 1126 dev_info(chip->card->dev, "%s via vga_switcheroo\n",
4e76a883 1127 disabled ? "Disabling" : "Enabling");
a82d51ed 1128 if (disabled) {
8928756d
DR		 1129 pm_runtime_put_sync_suspend(card->dev);
1130 azx_suspend(card->dev);
2b760d88 1131 /* when we get suspended by vga_switcheroo we end up in D3cold,
246efa4a
DA		 1132 * however we have no ACPI handle, so pci/acpi can't put us there,
1133 * put ourselves there */
1134 pci->current_state = PCI_D3cold;
a82d51ed 1135 chip->disabled = true;
a41d1224 1136 if (snd_hda_lock_devices(&chip->bus))
4e76a883
TI		 1137 dev_warn(chip->card->dev,
1138 "Cannot lock devices!\n");
a82d51ed 1139 } else {
a41d1224 1140 snd_hda_unlock_devices(&chip->bus);
8928756d 1141 pm_runtime_get_noresume(card->dev);
a82d51ed 1142 chip->disabled = false;
8928756d 1143 azx_resume(card->dev);
a82d51ed
TI		 1144 }
1145 }
1146}
1147
1148static bool azx_vs_can_switch(struct pci_dev *pci)
1149{
1150 struct snd_card *card = pci_get_drvdata(pci);
1151 struct azx *chip = card->private_data;
9a34af4a 1152 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a82d51ed 1153
9a34af4a
TI		 1154 wait_for_completion(&hda->probe_wait);
1155 if (hda->init_failed)
a82d51ed 1156 return false;
a41d1224 1157 if (chip->disabled || !hda->probe_continued)
a82d51ed 1158 return true;
a41d1224 1159 if (snd_hda_lock_devices(&chip->bus))
a82d51ed 1160 return false;
a41d1224 1161 snd_hda_unlock_devices(&chip->bus);
a82d51ed
TI		 1162 return true;
1163}
1164
e23e7a14 1165static void init_vga_switcheroo(struct azx *chip)
a82d51ed 1166{
9a34af4a 1167 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a82d51ed
TI		 1168 struct pci_dev *p = get_bound_vga(chip->pci);
1169 if (p) {
4e76a883 1170 dev_info(chip->card->dev,
2b760d88 1171 "Handle vga_switcheroo audio client\n");
9a34af4a 1172 hda->use_vga_switcheroo = 1;
a82d51ed
TI		 1173 pci_dev_put(p);
1174 }
1175}
1176
1177static const struct vga_switcheroo_client_ops azx_vs_ops = {
1178 .set_gpu_state = azx_vs_set_state,
1179 .can_switch = azx_vs_can_switch,
1180};
1181
e23e7a14 1182static int register_vga_switcheroo(struct azx *chip)
a82d51ed 1183{
9a34af4a 1184 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
128960a9
TI		 1185 int err;
1186
9a34af4a 1187 if (!hda->use_vga_switcheroo)
a82d51ed
TI		 1188 return 0;
1189 /* FIXME: currently only handling DIS controller
1190 * is there any machine with two switchable HDMI audio controllers?
1191 */
128960a9 1192 err = vga_switcheroo_register_audio_client(chip->pci, &azx_vs_ops,
21b45676 1193 VGA_SWITCHEROO_DIS);
128960a9
TI		 1194 if (err < 0)
1195 return err;
9a34af4a 1196 hda->vga_switcheroo_registered = 1;
246efa4a
DA		 1197
1198 /* register as an optimus hdmi audio power domain */
8928756d 1199 vga_switcheroo_init_domain_pm_optimus_hdmi_audio(chip->card->dev,
9a34af4a 1200 &hda->hdmi_pm_domain);
128960a9 1201 return 0;
a82d51ed
TI		 1202}
1203#else
1204#define init_vga_switcheroo(chip) /* NOP */
1205#define register_vga_switcheroo(chip) 0
8393ec4a 1206#define check_hdmi_disabled(pci) false
a82d51ed
TI		 1207#endif /* SUPPORT_VGA_SWITCHER */
1208
1da177e4
LT		 1209/*
1210 * destructor
1211 */
a98f90fd 1212static int azx_free(struct azx *chip)
1da177e4 1213{
c67e2228 1214 struct pci_dev *pci = chip->pci;
a07187c9 1215 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a41d1224 1216 struct hdac_bus *bus = azx_bus(chip);
4ce107b9 1217
364aa716 1218 if (azx_has_pm_runtime(chip) && chip->running)
c67e2228
WX		 1219 pm_runtime_get_noresume(&pci->dev);
1220
65fcd41d
TI		 1221 azx_del_card_list(chip);
1222
9a34af4a
TI		 1223 hda->init_failed = 1; /* to be sure */
1224 complete_all(&hda->probe_wait);
f4c482a4 1225
9a34af4a 1226 if (use_vga_switcheroo(hda)) {
a41d1224
TI		 1227 if (chip->disabled && hda->probe_continued)
1228 snd_hda_unlock_devices(&chip->bus);
ab58d8cc 1229 if (hda->vga_switcheroo_registered) {
128960a9 1230 vga_switcheroo_unregister_client(chip->pci);
ab58d8cc
PW		 1231 vga_switcheroo_fini_domain_pm_ops(chip->card->dev);
1232 }
a82d51ed
TI		 1233 }
1234
a41d1224 1235 if (bus->chip_init) {
9ad593f6 1236 azx_clear_irq_pending(chip);
7833c3f8 1237 azx_stop_all_streams(chip);
cb53c626 1238 azx_stop_chip(chip);
1da177e4
LT		 1239 }
1240
a41d1224
TI		 1241 if (bus->irq >= 0)
1242 free_irq(bus->irq, (void*)chip);
68e7fffc 1243 if (chip->msi)
30b35399 1244 pci_disable_msi(chip->pci);
a41d1224 1245 iounmap(bus->remap_addr);
1da177e4 1246
67908994 1247 azx_free_stream_pages(chip);
a41d1224
TI		 1248 azx_free_streams(chip);
1249 snd_hdac_bus_exit(bus);
1250
a82d51ed
TI		 1251 if (chip->region_requested)
1252 pci_release_regions(chip->pci);
a41d1224 1253
1da177e4 1254 pci_disable_device(chip->pci);
4918cdab 1255#ifdef CONFIG_SND_HDA_PATCH_LOADER
f0acd28c 1256 release_firmware(chip->fw);
4918cdab 1257#endif
98d8fc6c 1258
99a2008d 1259 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
795614dd 1260 if (hda->need_i915_power)
98d8fc6c
ML		 1261 snd_hdac_display_power(bus, false);
1262 snd_hdac_i915_exit(bus);
99a2008d 1263 }
a07187c9 1264 kfree(hda);
1da177e4
LT		 1265
1266 return 0;
1267}
1268
a41d1224
TI		 1269static int azx_dev_disconnect(struct snd_device *device)
1270{
1271 struct azx *chip = device->device_data;
1272
1273 chip->bus.shutdown = 1;
1274 return 0;
1275}
1276
a98f90fd 1277static int azx_dev_free(struct snd_device *device)
1da177e4
LT		 1278{
1279 return azx_free(device->device_data);
1280}
1281
8393ec4a 1282#ifdef SUPPORT_VGA_SWITCHEROO
9121947d 1283/*
2b760d88 1284 * Check of disabled HDMI controller by vga_switcheroo
9121947d 1285 */
e23e7a14 1286static struct pci_dev *get_bound_vga(struct pci_dev *pci)
9121947d
TI		 1287{
1288 struct pci_dev *p;
1289
1290 /* check only discrete GPU */
1291 switch (pci->vendor) {
1292 case PCI_VENDOR_ID_ATI:
1293 case PCI_VENDOR_ID_AMD:
1294 case PCI_VENDOR_ID_NVIDIA:
1295 if (pci->devfn == 1) {
1296 p = pci_get_domain_bus_and_slot(pci_domain_nr(pci->bus),
1297 pci->bus->number, 0);
1298 if (p) {
1299 if ((p->class >> 8) == PCI_CLASS_DISPLAY_VGA)
1300 return p;
1301 pci_dev_put(p);
1302 }
1303 }
1304 break;
1305 }
1306 return NULL;
1307}
1308
e23e7a14 1309static bool check_hdmi_disabled(struct pci_dev *pci)
9121947d
TI		 1310{
1311 bool vga_inactive = false;
1312 struct pci_dev *p = get_bound_vga(pci);
1313
1314 if (p) {
12b78a7f 1315 if (vga_switcheroo_get_client_state(p) == VGA_SWITCHEROO_OFF)
9121947d
TI		 1316 vga_inactive = true;
1317 pci_dev_put(p);
1318 }
1319 return vga_inactive;
1320}
8393ec4a 1321#endif /* SUPPORT_VGA_SWITCHEROO */
9121947d 1322
3372a153
TI		 1323/*
1324 * white/black-listing for position_fix
1325 */
e23e7a14 1326static struct snd_pci_quirk position_fix_list[] = {
d2e1c973
TI		 1327 SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB),
1328 SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB),
2f703e7a 1329 SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB),
d2e1c973 1330 SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB),
dd37f8e8 1331 SND_PCI_QUIRK(0x1043, 0x81b3, "ASUS", POS_FIX_LPIB),
9f75c1b1 1332 SND_PCI_QUIRK(0x1043, 0x81e7, "ASUS M2V", POS_FIX_LPIB),
e96d3127 1333 SND_PCI_QUIRK(0x104d, 0x9069, "Sony VPCS11V9E", POS_FIX_LPIB),
b01de4fb 1334 SND_PCI_QUIRK(0x10de, 0xcb89, "Macbook Pro 7,1", POS_FIX_LPIB),
61bb42c3 1335 SND_PCI_QUIRK(0x1297, 0x3166, "Shuttle", POS_FIX_LPIB),
9ec8ddad 1336 SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB),
45d4ebf1 1337 SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB),
8815cd03 1338 SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB),
b90c0764 1339 SND_PCI_QUIRK(0x1849, 0x0888, "775Dual-VSTA", POS_FIX_LPIB),
0e0280dc 1340 SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB),
3372a153
TI		 1341 {}
1342};
1343
e23e7a14 1344static int check_position_fix(struct azx *chip, int fix)
3372a153
TI		 1345{
1346 const struct snd_pci_quirk *q;
1347
c673ba1c 1348 switch (fix) {
1dac6695 1349 case POS_FIX_AUTO:
c673ba1c
TI		 1350 case POS_FIX_LPIB:
1351 case POS_FIX_POSBUF:
4cb36310 1352 case POS_FIX_VIACOMBO:
a6f2fd55 1353 case POS_FIX_COMBO:
c673ba1c
TI		 1354 return fix;
1355 }
1356
c673ba1c
TI		 1357 q = snd_pci_quirk_lookup(chip->pci, position_fix_list);
1358 if (q) {
4e76a883
TI		 1359 dev_info(chip->card->dev,
1360 "position_fix set to %d for device %04x:%04x\n",
1361 q->value, q->subvendor, q->subdevice);
c673ba1c 1362 return q->value;
3372a153 1363 }
bdd9ef24
DH		 1364
1365 /* Check VIA/ATI HD Audio Controller exist */
26f05717 1366 if (chip->driver_type == AZX_DRIVER_VIA) {
4e76a883 1367 dev_dbg(chip->card->dev, "Using VIACOMBO position fix\n");
bdd9ef24 1368 return POS_FIX_VIACOMBO;
9477c58e
TI		 1369 }
1370 if (chip->driver_caps & AZX_DCAPS_POSFIX_LPIB) {
4e76a883 1371 dev_dbg(chip->card->dev, "Using LPIB position fix\n");
50e3bbf9 1372 return POS_FIX_LPIB;
bdd9ef24 1373 }
c673ba1c 1374 return POS_FIX_AUTO;
3372a153
TI		 1375}
1376
b6050ef6
TI		 1377static void assign_position_fix(struct azx *chip, int fix)
1378{
1379 static azx_get_pos_callback_t callbacks[] = {
1380 [POS_FIX_AUTO] = NULL,
1381 [POS_FIX_LPIB] = azx_get_pos_lpib,
1382 [POS_FIX_POSBUF] = azx_get_pos_posbuf,
1383 [POS_FIX_VIACOMBO] = azx_via_get_position,
1384 [POS_FIX_COMBO] = azx_get_pos_lpib,
1385 };
1386
1387 chip->get_position[0] = chip->get_position[1] = callbacks[fix];
1388
1389 /* combo mode uses LPIB only for playback */
1390 if (fix == POS_FIX_COMBO)
1391 chip->get_position[1] = NULL;
1392
1393 if (fix == POS_FIX_POSBUF &&
1394 (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)) {
1395 chip->get_delay[0] = chip->get_delay[1] =
1396 azx_get_delay_from_lpib;
1397 }
1398
1399}
1400
669ba27a
TI		 1401/*
1402 * black-lists for probe_mask
1403 */
e23e7a14 1404static struct snd_pci_quirk probe_mask_list[] = {
669ba27a
TI		 1405 /* Thinkpad often breaks the controller communication when accessing
1406 * to the non-working (or non-existing) modem codec slot.
1407 */
1408 SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
1409 SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
1410 SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
0edb9454
TI		 1411 /* broken BIOS */
1412 SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01),
ef1681d8
TI		 1413 /* including bogus ALC268 in slot#2 that conflicts with ALC888 */
1414 SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01),
20db7cb0 1415 /* forced codec slots */
93574844 1416 SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103),
20db7cb0 1417 SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103),
f3af9051
JK		 1418 /* WinFast VP200 H (Teradici) user reported broken communication */
1419 SND_PCI_QUIRK(0x3a21, 0x040d, "WinFast VP200 H", 0x101),
669ba27a
TI		 1420 {}
1421};
1422
f1eaaeec
TI		 1423#define AZX_FORCE_CODEC_MASK 0x100
1424
e23e7a14 1425static void check_probe_mask(struct azx *chip, int dev)
669ba27a
TI		 1426{
1427 const struct snd_pci_quirk *q;
1428
f1eaaeec
TI		 1429 chip->codec_probe_mask = probe_mask[dev];
1430 if (chip->codec_probe_mask == -1) {
669ba27a
TI		 1431 q = snd_pci_quirk_lookup(chip->pci, probe_mask_list);
1432 if (q) {
4e76a883
TI		 1433 dev_info(chip->card->dev,
1434 "probe_mask set to 0x%x for device %04x:%04x\n",
1435 q->value, q->subvendor, q->subdevice);
f1eaaeec 1436 chip->codec_probe_mask = q->value;
669ba27a
TI		 1437 }
1438 }
f1eaaeec
TI		 1439
1440 /* check forced option */
1441 if (chip->codec_probe_mask != -1 &&
1442 (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) {
a41d1224 1443 azx_bus(chip)->codec_mask = chip->codec_probe_mask & 0xff;
4e76a883 1444 dev_info(chip->card->dev, "codec_mask forced to 0x%x\n",
a41d1224 1445 (int)azx_bus(chip)->codec_mask);
f1eaaeec 1446 }
669ba27a
TI		 1447}
1448
4d8e22e0 1449/*
71623855 1450 * white/black-list for enable_msi
4d8e22e0 1451 */
e23e7a14 1452static struct snd_pci_quirk msi_black_list[] = {
693e0cb0
DH		 1453 SND_PCI_QUIRK(0x103c, 0x2191, "HP", 0), /* AMD Hudson */
1454 SND_PCI_QUIRK(0x103c, 0x2192, "HP", 0), /* AMD Hudson */
1455 SND_PCI_QUIRK(0x103c, 0x21f7, "HP", 0), /* AMD Hudson */
1456 SND_PCI_QUIRK(0x103c, 0x21fa, "HP", 0), /* AMD Hudson */
9dc8398b 1457 SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */
0a27fcfa 1458 SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */
ecd21626 1459 SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */
83f72151 1460 SND_PCI_QUIRK(0x1179, 0xfb44, "Toshiba Satellite C870", 0), /* AMD Hudson */
4193d13b 1461 SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */
3815595e 1462 SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */
4d8e22e0
TI		 1463 {}
1464};
1465
e23e7a14 1466static void check_msi(struct azx *chip)
4d8e22e0
TI		 1467{
1468 const struct snd_pci_quirk *q;
1469
71623855
TI		 1470 if (enable_msi >= 0) {
1471 chip->msi = !!enable_msi;
4d8e22e0 1472 return;
71623855
TI		 1473 }
1474 chip->msi = 1; /* enable MSI as default */
1475 q = snd_pci_quirk_lookup(chip->pci, msi_black_list);
4d8e22e0 1476 if (q) {
4e76a883
TI		 1477 dev_info(chip->card->dev,
1478 "msi for device %04x:%04x set to %d\n",
1479 q->subvendor, q->subdevice, q->value);
4d8e22e0 1480 chip->msi = q->value;
80c43ed7
TI		 1481 return;
1482 }
1483
1484 /* NVidia chipsets seem to cause troubles with MSI */
9477c58e 1485 if (chip->driver_caps & AZX_DCAPS_NO_MSI) {
4e76a883 1486 dev_info(chip->card->dev, "Disabling MSI\n");
80c43ed7 1487 chip->msi = 0;
4d8e22e0
TI		 1488 }
1489}
1490
a1585d76 1491/* check the snoop mode availability */
e23e7a14 1492static void azx_check_snoop_available(struct azx *chip)
a1585d76 1493{
7c732015 1494 int snoop = hda_snoop;
a1585d76 1495
7c732015
TI		 1496 if (snoop >= 0) {
1497 dev_info(chip->card->dev, "Force to %s mode by module option\n",
1498 snoop ? "snoop" : "non-snoop");
1499 chip->snoop = snoop;
1500 return;
1501 }
1502
1503 snoop = true;
37e661ee
TI		 1504 if (azx_get_snoop_type(chip) == AZX_SNOOP_TYPE_NONE &&
1505 chip->driver_type == AZX_DRIVER_VIA) {
a1585d76
TI		 1506 /* force to non-snoop mode for a new VIA controller
1507 * when BIOS is set
1508 */
7c732015
TI		 1509 u8 val;
1510 pci_read_config_byte(chip->pci, 0x42, &val);
1511 if (!(val & 0x80) && chip->pci->revision == 0x30)
1512 snoop = false;
a1585d76
TI		 1513 }
1514
37e661ee
TI		 1515 if (chip->driver_caps & AZX_DCAPS_SNOOP_OFF)
1516 snoop = false;
1517
7c732015
TI		 1518 chip->snoop = snoop;
1519 if (!snoop)
1520 dev_info(chip->card->dev, "Force to non-snoop mode\n");
a1585d76 1521}
669ba27a 1522
99a2008d
WX		 1523static void azx_probe_work(struct work_struct *work)
1524{
9a34af4a
TI		 1525 struct hda_intel *hda = container_of(work, struct hda_intel, probe_work);
1526 azx_probe_continue(&hda->chip);
99a2008d 1527}
99a2008d 1528
4f0189be
TI		 1529static int default_bdl_pos_adj(struct azx *chip)
1530{
2cf721db
TI		 1531 /* some exceptions: Atoms seem problematic with value 1 */
1532 if (chip->pci->vendor == PCI_VENDOR_ID_INTEL) {
1533 switch (chip->pci->device) {
1534 case 0x0f04: /* Baytrail */
1535 case 0x2284: /* Braswell */
1536 return 32;
1537 }
1538 }
1539
4f0189be
TI		 1540 switch (chip->driver_type) {
1541 case AZX_DRIVER_ICH:
1542 case AZX_DRIVER_PCH:
1543 return 1;
1544 default:
1545 return 32;
1546 }
1547}
1548
1da177e4
LT		 1549/*
1550 * constructor
1551 */
a43ff5ba
TI		 1552static const struct hdac_io_ops pci_hda_io_ops;
1553static const struct hda_controller_ops pci_hda_ops;
1554
e23e7a14
BP		 1555static int azx_create(struct snd_card *card, struct pci_dev *pci,
1556 int dev, unsigned int driver_caps,
1557 struct azx **rchip)
1da177e4 1558{
a98f90fd 1559 static struct snd_device_ops ops = {
a41d1224 1560 .dev_disconnect = azx_dev_disconnect,
1da177e4
LT		 1561 .dev_free = azx_dev_free,
1562 };
a07187c9 1563 struct hda_intel *hda;
a82d51ed
TI		 1564 struct azx *chip;
1565 int err;
1da177e4
LT		 1566
1567 *rchip = NULL;
bcd72003 1568
927fc866
PM		 1569 err = pci_enable_device(pci);
1570 if (err < 0)
1da177e4
LT		 1571 return err;
1572
a07187c9
ML		 1573 hda = kzalloc(sizeof(*hda), GFP_KERNEL);
1574 if (!hda) {
1da177e4
LT		 1575 pci_disable_device(pci);
1576 return -ENOMEM;
1577 }
1578
a07187c9 1579 chip = &hda->chip;
62932df8 1580 mutex_init(&chip->open_mutex);
1da177e4
LT		 1581 chip->card = card;
1582 chip->pci = pci;
a43ff5ba 1583 chip->ops = &pci_hda_ops;
9477c58e
TI		 1584 chip->driver_caps = driver_caps;
1585 chip->driver_type = driver_caps & 0xff;
4d8e22e0 1586 check_msi(chip);
555e219f 1587 chip->dev_index = dev;
749ee287 1588 chip->jackpoll_ms = jackpoll_ms;
01b65bfb 1589 INIT_LIST_HEAD(&chip->pcm_list);
9a34af4a
TI		 1590 INIT_WORK(&hda->irq_pending_work, azx_irq_pending_work);
1591 INIT_LIST_HEAD(&hda->list);
a82d51ed 1592 init_vga_switcheroo(chip);
9a34af4a 1593 init_completion(&hda->probe_wait);
1da177e4 1594
b6050ef6 1595 assign_position_fix(chip, check_position_fix(chip, position_fix[dev]));
a6f2fd55 1596
5aba4f8e 1597 check_probe_mask(chip, dev);
3372a153 1598
41438f13
TI		 1599 if (single_cmd < 0) /* allow fallback to single_cmd at errors */
1600 chip->fallback_to_single_cmd = 1;
1601 else /* explicitly set to single_cmd or not */
1602 chip->single_cmd = single_cmd;
1603
a1585d76 1604 azx_check_snoop_available(chip);
c74db86b 1605
4f0189be
TI		 1606 if (bdl_pos_adj[dev] < 0)
1607 chip->bdl_pos_adj = default_bdl_pos_adj(chip);
1608 else
1609 chip->bdl_pos_adj = bdl_pos_adj[dev];
5c0d7bc1 1610
a41d1224
TI		 1611 err = azx_bus_init(chip, model[dev], &pci_hda_io_ops);
1612 if (err < 0) {
1613 kfree(hda);
1614 pci_disable_device(pci);
1615 return err;
1616 }
1617
7d9a1808
TI		 1618 if (chip->driver_type == AZX_DRIVER_NVIDIA) {
1619 dev_dbg(chip->card->dev, "Enable delay in RIRB handling\n");
1620 chip->bus.needs_damn_long_delay = 1;
1621 }
1622
a82d51ed
TI		 1623 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
1624 if (err < 0) {
4e76a883 1625 dev_err(card->dev, "Error creating device [card]!\n");
a82d51ed
TI		 1626 azx_free(chip);
1627 return err;
1628 }
1629
99a2008d 1630 /* continue probing in work context as may trigger request module */
9a34af4a 1631 INIT_WORK(&hda->probe_work, azx_probe_work);
99a2008d 1632
a82d51ed 1633 *rchip = chip;
99a2008d 1634
a82d51ed
TI		 1635 return 0;
1636}
1637
48c8b0eb 1638static int azx_first_init(struct azx *chip)
a82d51ed
TI		 1639{
1640 int dev = chip->dev_index;
1641 struct pci_dev *pci = chip->pci;
1642 struct snd_card *card = chip->card;
a41d1224 1643 struct hdac_bus *bus = azx_bus(chip);
67908994 1644 int err;
a82d51ed 1645 unsigned short gcap;
413cbf46 1646 unsigned int dma_bits = 64;
a82d51ed 1647
07e4ca50
TI		 1648#if BITS_PER_LONG != 64
1649 /* Fix up base address on ULI M5461 */
1650 if (chip->driver_type == AZX_DRIVER_ULI) {
1651 u16 tmp3;
1652 pci_read_config_word(pci, 0x40, &tmp3);
1653 pci_write_config_word(pci, 0x40, tmp3 | 0x10);
1654 pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0);
1655 }
1656#endif
1657
927fc866 1658 err = pci_request_regions(pci, "ICH HD audio");
a82d51ed 1659 if (err < 0)
1da177e4 1660 return err;
a82d51ed 1661 chip->region_requested = 1;
1da177e4 1662
a41d1224
TI		 1663 bus->addr = pci_resource_start(pci, 0);
1664 bus->remap_addr = pci_ioremap_bar(pci, 0);
1665 if (bus->remap_addr == NULL) {
4e76a883 1666 dev_err(card->dev, "ioremap error\n");
a82d51ed 1667 return -ENXIO;
1da177e4
LT		 1668 }
1669
50279d9b
GS		 1670 if (IS_SKL_PLUS(pci))
1671 snd_hdac_bus_parse_capabilities(bus);
1672
1673 /*
1674 * Some Intel CPUs has always running timer (ART) feature and
1675 * controller may have Global time sync reporting capability, so
1676 * check both of these before declaring synchronized time reporting
1677 * capability SNDRV_PCM_INFO_HAS_LINK_SYNCHRONIZED_ATIME
1678 */
1679 chip->gts_present = false;
1680
1681#ifdef CONFIG_X86
1682 if (bus->ppcap && boot_cpu_has(X86_FEATURE_ART))
1683 chip->gts_present = true;
1684#endif
1685
db79afa1
BH		 1686 if (chip->msi) {
1687 if (chip->driver_caps & AZX_DCAPS_NO_MSI64) {
1688 dev_dbg(card->dev, "Disabling 64bit MSI\n");
1689 pci->no_64bit_msi = true;
1690 }
68e7fffc
TI		 1691 if (pci_enable_msi(pci) < 0)
1692 chip->msi = 0;
db79afa1 1693 }
7376d013 1694
a82d51ed
TI		 1695 if (azx_acquire_irq(chip, 0) < 0)
1696 return -EBUSY;
1da177e4
LT		 1697
1698 pci_set_master(pci);
a41d1224 1699 synchronize_irq(bus->irq);
1da177e4 1700
bcd72003 1701 gcap = azx_readw(chip, GCAP);
4e76a883 1702 dev_dbg(card->dev, "chipset global capabilities = 0x%x\n", gcap);
bcd72003 1703
413cbf46
TI		 1704 /* AMD devices support 40 or 48bit DMA, take the safe one */
1705 if (chip->pci->vendor == PCI_VENDOR_ID_AMD)
1706 dma_bits = 40;
1707
dc4c2e6b 1708 /* disable SB600 64bit support for safety */
9477c58e 1709 if (chip->pci->vendor == PCI_VENDOR_ID_ATI) {
dc4c2e6b 1710 struct pci_dev *p_smbus;
413cbf46 1711 dma_bits = 40;
dc4c2e6b
AB		 1712 p_smbus = pci_get_device(PCI_VENDOR_ID_ATI,
1713 PCI_DEVICE_ID_ATI_SBX00_SMBUS,
1714 NULL);
1715 if (p_smbus) {
1716 if (p_smbus->revision < 0x30)
fb1d8ac2 1717 gcap &= ~AZX_GCAP_64OK;
dc4c2e6b
AB		 1718 pci_dev_put(p_smbus);
1719 }
1720 }
09240cf4 1721
3ab7511e
AB		 1722 /* NVidia hardware normally only supports up to 40 bits of DMA */
1723 if (chip->pci->vendor == PCI_VENDOR_ID_NVIDIA)
1724 dma_bits = 40;
1725
9477c58e
TI		 1726 /* disable 64bit DMA address on some devices */
1727 if (chip->driver_caps & AZX_DCAPS_NO_64BIT) {
4e76a883 1728 dev_dbg(card->dev, "Disabling 64bit DMA\n");
fb1d8ac2 1729 gcap &= ~AZX_GCAP_64OK;
9477c58e 1730 }
396087ea 1731
2ae66c26 1732 /* disable buffer size rounding to 128-byte multiples if supported */
7bfe059e
TI		 1733 if (align_buffer_size >= 0)
1734 chip->align_buffer_size = !!align_buffer_size;
1735 else {
103884a3 1736 if (chip->driver_caps & AZX_DCAPS_NO_ALIGN_BUFSIZE)
7bfe059e 1737 chip->align_buffer_size = 0;
7bfe059e
TI		 1738 else
1739 chip->align_buffer_size = 1;
1740 }
2ae66c26 1741
cf7aaca8 1742 /* allow 64bit DMA address if supported by H/W */
413cbf46
TI		 1743 if (!(gcap & AZX_GCAP_64OK))
1744 dma_bits = 32;
412b979c
QL		 1745 if (!dma_set_mask(&pci->dev, DMA_BIT_MASK(dma_bits))) {
1746 dma_set_coherent_mask(&pci->dev, DMA_BIT_MASK(dma_bits));
413cbf46 1747 } else {
412b979c
QL		 1748 dma_set_mask(&pci->dev, DMA_BIT_MASK(32));
1749 dma_set_coherent_mask(&pci->dev, DMA_BIT_MASK(32));
09240cf4 1750 }
cf7aaca8 1751
8b6ed8e7
TI		 1752 /* read number of streams from GCAP register instead of using
1753 * hardcoded value
1754 */
1755 chip->capture_streams = (gcap >> 8) & 0x0f;
1756 chip->playback_streams = (gcap >> 12) & 0x0f;
1757 if (!chip->playback_streams && !chip->capture_streams) {
bcd72003
TD		 1758 /* gcap didn't give any info, switching to old method */
1759
1760 switch (chip->driver_type) {
1761 case AZX_DRIVER_ULI:
1762 chip->playback_streams = ULI_NUM_PLAYBACK;
1763 chip->capture_streams = ULI_NUM_CAPTURE;
bcd72003
TD		 1764 break;
1765 case AZX_DRIVER_ATIHDMI:
1815b34a 1766 case AZX_DRIVER_ATIHDMI_NS:
bcd72003
TD		 1767 chip->playback_streams = ATIHDMI_NUM_PLAYBACK;
1768 chip->capture_streams = ATIHDMI_NUM_CAPTURE;
bcd72003 1769 break;
c4da29ca 1770 case AZX_DRIVER_GENERIC:
bcd72003
TD		 1771 default:
1772 chip->playback_streams = ICH6_NUM_PLAYBACK;
1773 chip->capture_streams = ICH6_NUM_CAPTURE;
bcd72003
TD		 1774 break;
1775 }
07e4ca50 1776 }
8b6ed8e7
TI		 1777 chip->capture_index_offset = 0;
1778 chip->playback_index_offset = chip->capture_streams;
07e4ca50 1779 chip->num_streams = chip->playback_streams + chip->capture_streams;
07e4ca50 1780
a41d1224
TI		 1781 /* initialize streams */
1782 err = azx_init_streams(chip);
81740861 1783 if (err < 0)
a82d51ed 1784 return err;
1da177e4 1785
a41d1224
TI		 1786 err = azx_alloc_stream_pages(chip);
1787 if (err < 0)
1788 return err;
1da177e4
LT		 1789
1790 /* initialize chip */
cb53c626 1791 azx_init_pci(chip);
e4d9e513 1792
bb03ed21
TI		 1793 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
1794 snd_hdac_i915_set_bclk(bus);
e4d9e513 1795
0a673521 1796 hda_intel_init_chip(chip, (probe_only[dev] & 2) == 0);
1da177e4
LT		 1797
1798 /* codec detection */
a41d1224 1799 if (!azx_bus(chip)->codec_mask) {
4e76a883 1800 dev_err(card->dev, "no codecs found!\n");
a82d51ed 1801 return -ENODEV;
1da177e4
LT		 1802 }
1803
07e4ca50 1804 strcpy(card->driver, "HDA-Intel");
18cb7109
TI		 1805 strlcpy(card->shortname, driver_short_names[chip->driver_type],
1806 sizeof(card->shortname));
1807 snprintf(card->longname, sizeof(card->longname),
1808 "%s at 0x%lx irq %i",
a41d1224 1809 card->shortname, bus->addr, bus->irq);
07e4ca50 1810
1da177e4 1811 return 0;
1da177e4
LT		 1812}
1813
97c6a3d1 1814#ifdef CONFIG_SND_HDA_PATCH_LOADER
5cb543db
TI		 1815/* callback from request_firmware_nowait() */
1816static void azx_firmware_cb(const struct firmware *fw, void *context)
1817{
1818 struct snd_card *card = context;
1819 struct azx *chip = card->private_data;
1820 struct pci_dev *pci = chip->pci;
1821
1822 if (!fw) {
4e76a883 1823 dev_err(card->dev, "Cannot load firmware, aborting\n");
5cb543db
TI		 1824 goto error;
1825 }
1826
1827 chip->fw = fw;
1828 if (!chip->disabled) {
1829 /* continue probing */
1830 if (azx_probe_continue(chip))
1831 goto error;
1832 }
1833 return; /* OK */
1834
1835 error:
1836 snd_card_free(card);
1837 pci_set_drvdata(pci, NULL);
1838}
97c6a3d1 1839#endif
5cb543db 1840
40830813
DR		 1841/*
1842 * HDA controller ops.
1843 */
1844
1845/* PCI register access. */
db291e36 1846static void pci_azx_writel(u32 value, u32 __iomem *addr)
40830813
DR		 1847{
1848 writel(value, addr);
1849}
1850
db291e36 1851static u32 pci_azx_readl(u32 __iomem *addr)
40830813
DR		 1852{
1853 return readl(addr);
1854}
1855
db291e36 1856static void pci_azx_writew(u16 value, u16 __iomem *addr)
40830813
DR		 1857{
1858 writew(value, addr);
1859}
1860
db291e36 1861static u16 pci_azx_readw(u16 __iomem *addr)
40830813
DR		 1862{
1863 return readw(addr);
1864}
1865
db291e36 1866static void pci_azx_writeb(u8 value, u8 __iomem *addr)
40830813
DR		 1867{
1868 writeb(value, addr);
1869}
1870
db291e36 1871static u8 pci_azx_readb(u8 __iomem *addr)
40830813
DR		 1872{
1873 return readb(addr);
1874}
1875
f46ea609
DR		 1876static int disable_msi_reset_irq(struct azx *chip)
1877{
a41d1224 1878 struct hdac_bus *bus = azx_bus(chip);
f46ea609
DR		 1879 int err;
1880
a41d1224
TI		 1881 free_irq(bus->irq, chip);
1882 bus->irq = -1;
f46ea609
DR		 1883 pci_disable_msi(chip->pci);
1884 chip->msi = 0;
1885 err = azx_acquire_irq(chip, 1);
1886 if (err < 0)
1887 return err;
1888
1889 return 0;
1890}
1891
b419b35b 1892/* DMA page allocation helpers. */
a43ff5ba 1893static int dma_alloc_pages(struct hdac_bus *bus,
b419b35b
DR		 1894 int type,
1895 size_t size,
1896 struct snd_dma_buffer *buf)
1897{
a41d1224 1898 struct azx *chip = bus_to_azx(bus);
b419b35b
DR		 1899 int err;
1900
1901 err = snd_dma_alloc_pages(type,
a43ff5ba 1902 bus->dev,
b419b35b
DR		 1903 size, buf);
1904 if (err < 0)
1905 return err;
1906 mark_pages_wc(chip, buf, true);
1907 return 0;
1908}
1909
a43ff5ba 1910static void dma_free_pages(struct hdac_bus *bus, struct snd_dma_buffer *buf)
b419b35b 1911{
a41d1224 1912 struct azx *chip = bus_to_azx(bus);
a43ff5ba 1913
b419b35b
DR		 1914 mark_pages_wc(chip, buf, false);
1915 snd_dma_free_pages(buf);
1916}
1917
1918static int substream_alloc_pages(struct azx *chip,
1919 struct snd_pcm_substream *substream,
1920 size_t size)
1921{
1922 struct azx_dev *azx_dev = get_azx_dev(substream);
1923 int ret;
1924
1925 mark_runtime_wc(chip, azx_dev, substream, false);
b419b35b
DR		 1926 ret = snd_pcm_lib_malloc_pages(substream, size);
1927 if (ret < 0)
1928 return ret;
1929 mark_runtime_wc(chip, azx_dev, substream, true);
1930 return 0;
1931}
1932
1933static int substream_free_pages(struct azx *chip,
1934 struct snd_pcm_substream *substream)
1935{
1936 struct azx_dev *azx_dev = get_azx_dev(substream);
1937 mark_runtime_wc(chip, azx_dev, substream, false);
1938 return snd_pcm_lib_free_pages(substream);
1939}
1940
8769b278
DR		 1941static void pcm_mmap_prepare(struct snd_pcm_substream *substream,
1942 struct vm_area_struct *area)
1943{
1944#ifdef CONFIG_X86
1945 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1946 struct azx *chip = apcm->chip;
3b70bdba 1947 if (!azx_snoop(chip) && chip->driver_type != AZX_DRIVER_CMEDIA)
8769b278
DR		 1948 area->vm_page_prot = pgprot_writecombine(area->vm_page_prot);
1949#endif
1950}
1951
a43ff5ba 1952static const struct hdac_io_ops pci_hda_io_ops = {
778bde6f
DR		 1953 .reg_writel = pci_azx_writel,
1954 .reg_readl = pci_azx_readl,
1955 .reg_writew = pci_azx_writew,
1956 .reg_readw = pci_azx_readw,
1957 .reg_writeb = pci_azx_writeb,
1958 .reg_readb = pci_azx_readb,
b419b35b
DR		 1959 .dma_alloc_pages = dma_alloc_pages,
1960 .dma_free_pages = dma_free_pages,
a43ff5ba
TI		 1961};
1962
1963static const struct hda_controller_ops pci_hda_ops = {
1964 .disable_msi_reset_irq = disable_msi_reset_irq,
b419b35b
DR		 1965 .substream_alloc_pages = substream_alloc_pages,
1966 .substream_free_pages = substream_free_pages,
8769b278 1967 .pcm_mmap_prepare = pcm_mmap_prepare,
7ca954a8 1968 .position_check = azx_position_check,
17eccb27 1969 .link_power = azx_intel_link_power,
40830813
DR		 1970};
1971
e23e7a14
BP		 1972static int azx_probe(struct pci_dev *pci,
1973 const struct pci_device_id *pci_id)
1da177e4 1974{
5aba4f8e 1975 static int dev;
a98f90fd 1976 struct snd_card *card;
9a34af4a 1977 struct hda_intel *hda;
a98f90fd 1978 struct azx *chip;
aad730d0 1979 bool schedule_probe;
927fc866 1980 int err;
1da177e4 1981
5aba4f8e
TI		 1982 if (dev >= SNDRV_CARDS)
1983 return -ENODEV;
1984 if (!enable[dev]) {
1985 dev++;
1986 return -ENOENT;
1987 }
1988
60c5772b
TI		 1989 err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
1990 0, &card);
e58de7ba 1991 if (err < 0) {
4e76a883 1992 dev_err(&pci->dev, "Error creating card!\n");
e58de7ba 1993 return err;
1da177e4
LT		 1994 }
1995
a43ff5ba 1996 err = azx_create(card, pci, dev, pci_id->driver_data, &chip);
41dda0fd
WF		 1997 if (err < 0)
1998 goto out_free;
421a1252 1999 card->private_data = chip;
9a34af4a 2000 hda = container_of(chip, struct hda_intel, chip);
f4c482a4
TI		 2001
2002 pci_set_drvdata(pci, card);
2003
2004 err = register_vga_switcheroo(chip);
2005 if (err < 0) {
2b760d88 2006 dev_err(card->dev, "Error registering vga_switcheroo client\n");
f4c482a4
TI		 2007 goto out_free;
2008 }
2009
2010 if (check_hdmi_disabled(pci)) {
4e76a883
TI		 2011 dev_info(card->dev, "VGA controller is disabled\n");
2012 dev_info(card->dev, "Delaying initialization\n");
f4c482a4
TI		 2013 chip->disabled = true;
2014 }
2015
aad730d0 2016 schedule_probe = !chip->disabled;
1da177e4 2017
4918cdab
TI		 2018#ifdef CONFIG_SND_HDA_PATCH_LOADER
2019 if (patch[dev] && *patch[dev]) {
4e76a883
TI		 2020 dev_info(card->dev, "Applying patch firmware '%s'\n",
2021 patch[dev]);
5cb543db
TI		 2022 err = request_firmware_nowait(THIS_MODULE, true, patch[dev],
2023 &pci->dev, GFP_KERNEL, card,
2024 azx_firmware_cb);
4918cdab
TI		 2025 if (err < 0)
2026 goto out_free;
aad730d0 2027 schedule_probe = false; /* continued in azx_firmware_cb() */
4918cdab
TI		 2028 }
2029#endif /* CONFIG_SND_HDA_PATCH_LOADER */
2030
aad730d0 2031#ifndef CONFIG_SND_HDA_I915
6ee8eeb4
TI		 2032 if (CONTROLLER_IN_GPU(pci))
2033 dev_err(card->dev, "Haswell/Broadwell HDMI/DP must build in CONFIG_SND_HDA_I915\n");
99a2008d 2034#endif
99a2008d 2035
aad730d0 2036 if (schedule_probe)
9a34af4a 2037 schedule_work(&hda->probe_work);
a82d51ed 2038
a82d51ed 2039 dev++;
88d071fc 2040 if (chip->disabled)
9a34af4a 2041 complete_all(&hda->probe_wait);
a82d51ed
TI		 2042 return 0;
2043
2044out_free:
2045 snd_card_free(card);
2046 return err;
2047}
2048
e62a42ae
DR		 2049/* number of codec slots for each chipset: 0 = default slots (i.e. 4) */
2050static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] = {
2051 [AZX_DRIVER_NVIDIA] = 8,
2052 [AZX_DRIVER_TERA] = 1,
2053};
2054
48c8b0eb 2055static int azx_probe_continue(struct azx *chip)
a82d51ed 2056{
9a34af4a 2057 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
98d8fc6c 2058 struct hdac_bus *bus = azx_bus(chip);
c67e2228 2059 struct pci_dev *pci = chip->pci;
a82d51ed
TI		 2060 int dev = chip->dev_index;
2061 int err;
2062
a41d1224 2063 hda->probe_continued = 1;
795614dd
ML		 2064
2065 /* Request display power well for the HDA controller or codec. For
2066 * Haswell/Broadwell, both the display HDA controller and codec need
2067 * this power. For other platforms, like Baytrail/Braswell, only the
2068 * display codec needs the power and it can be released after probe.
2069 */
99a2008d 2070 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
03b135ce
LY		 2071 /* HSW/BDW controllers need this power */
2072 if (CONTROLLER_IN_GPU(pci))
2bd1f73f
ML		 2073 hda->need_i915_power = 1;
2074
98d8fc6c 2075 err = snd_hdac_i915_init(bus);
535115b5
TI		 2076 if (err < 0) {
2077 /* if the controller is bound only with HDMI/DP
2078 * (for HSW and BDW), we need to abort the probe;
2079 * for other chips, still continue probing as other
2080 * codecs can be on the same link.
2081 */
bed2e98e
TI		 2082 if (CONTROLLER_IN_GPU(pci)) {
2083 dev_err(chip->card->dev,
2084 "HSW/BDW HD-audio HDMI/DP requires binding with gfx driver\n");
535115b5 2085 goto out_free;
bed2e98e 2086 } else
535115b5
TI		 2087 goto skip_i915;
2088 }
795614dd 2089
98d8fc6c 2090 err = snd_hdac_display_power(bus, true);
74b0c2d7
TI		 2091 if (err < 0) {
2092 dev_err(chip->card->dev,
2093 "Cannot turn on display power on i915\n");
795614dd 2094 goto i915_power_fail;
74b0c2d7 2095 }
99a2008d
WX		 2096 }
2097
bf06848b 2098 skip_i915:
5c90680e
TI		 2099 err = azx_first_init(chip);
2100 if (err < 0)
2101 goto out_free;
2102
2dca0bba
JK		 2103#ifdef CONFIG_SND_HDA_INPUT_BEEP
2104 chip->beep_mode = beep_mode[dev];
2105#endif
2106
1da177e4 2107 /* create codec instances */
96d2bd6e 2108 err = azx_probe_codecs(chip, azx_max_codecs[chip->driver_type]);
41dda0fd
WF		 2109 if (err < 0)
2110 goto out_free;
96d2bd6e 2111
4ea6fbc8 2112#ifdef CONFIG_SND_HDA_PATCH_LOADER
4918cdab 2113 if (chip->fw) {
a41d1224 2114 err = snd_hda_load_patch(&chip->bus, chip->fw->size,
4918cdab 2115 chip->fw->data);
4ea6fbc8
TI		 2116 if (err < 0)
2117 goto out_free;
e39ae856 2118#ifndef CONFIG_PM
4918cdab
TI		 2119 release_firmware(chip->fw); /* no longer needed */
2120 chip->fw = NULL;
e39ae856 2121#endif
4ea6fbc8
TI		 2122 }
2123#endif
10e77dda 2124 if ((probe_only[dev] & 1) == 0) {
a1e21c90
TI		 2125 err = azx_codec_configure(chip);
2126 if (err < 0)
2127 goto out_free;
2128 }
1da177e4 2129
a82d51ed 2130 err = snd_card_register(chip->card);
41dda0fd
WF		 2131 if (err < 0)
2132 goto out_free;
1da177e4 2133
cb53c626 2134 chip->running = 1;
65fcd41d 2135 azx_add_card_list(chip);
a41d1224 2136 snd_hda_set_power_save(&chip->bus, power_save * 1000);
364aa716 2137 if (azx_has_pm_runtime(chip) || hda->use_vga_switcheroo)
30ff5957 2138 pm_runtime_put_autosuspend(&pci->dev);
1da177e4 2139
41dda0fd 2140out_free:
795614dd
ML		 2141 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL
2142 && !hda->need_i915_power)
98d8fc6c 2143 snd_hdac_display_power(bus, false);
795614dd
ML		 2144
2145i915_power_fail:
88d071fc 2146 if (err < 0)
9a34af4a
TI		 2147 hda->init_failed = 1;
2148 complete_all(&hda->probe_wait);
41dda0fd 2149 return err;
1da177e4
LT		 2150}
2151
e23e7a14 2152static void azx_remove(struct pci_dev *pci)
1da177e4 2153{
9121947d 2154 struct snd_card *card = pci_get_drvdata(pci);
991f86d7
TI		 2155 struct azx *chip;
2156 struct hda_intel *hda;
2157
2158 if (card) {
0b8c8219 2159 /* cancel the pending probing work */
991f86d7
TI		 2160 chip = card->private_data;
2161 hda = container_of(chip, struct hda_intel, chip);
ab949d51
TI		 2162 /* FIXME: below is an ugly workaround.
2163 * Both device_release_driver() and driver_probe_device()
2164 * take *both* the device's and its parent's lock before
2165 * calling the remove() and probe() callbacks. The codec
2166 * probe takes the locks of both the codec itself and its
2167 * parent, i.e. the PCI controller dev. Meanwhile, when
2168 * the PCI controller is unbound, it takes its lock, too
2169 * ==> ouch, a deadlock!
2170 * As a workaround, we unlock temporarily here the controller
2171 * device during cancel_work_sync() call.
2172 */
2173 device_unlock(&pci->dev);
0b8c8219 2174 cancel_work_sync(&hda->probe_work);
ab949d51 2175 device_lock(&pci->dev);
b8dfc462 2176
9121947d 2177 snd_card_free(card);
991f86d7 2178 }
1da177e4
LT		 2179}
2180
b2a0bafa
TI		 2181static void azx_shutdown(struct pci_dev *pci)
2182{
2183 struct snd_card *card = pci_get_drvdata(pci);
2184 struct azx *chip;
2185
2186 if (!card)
2187 return;
2188 chip = card->private_data;
2189 if (chip && chip->running)
2190 azx_stop_chip(chip);
2191}
2192
1da177e4 2193/* PCI IDs */
6f51f6cf 2194static const struct pci_device_id azx_ids[] = {
d2f2fcd2 2195 /* CPT */
9477c58e 2196 { PCI_DEVICE(0x8086, 0x1c20),
d7dab4db 2197 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },
cea310e8 2198 /* PBG */
9477c58e 2199 { PCI_DEVICE(0x8086, 0x1d20),
d7dab4db 2200 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },
d2edeb7c 2201 /* Panther Point */
9477c58e 2202 { PCI_DEVICE(0x8086, 0x1e20),
de5d0ad5 2203 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },
8bc039a1
SH		 2204 /* Lynx Point */
2205 { PCI_DEVICE(0x8086, 0x8c20),
2ea3c6a2 2206 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
77f07800
TI		 2207 /* 9 Series */
2208 { PCI_DEVICE(0x8086, 0x8ca0),
2209 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
884b088f
JR		 2210 /* Wellsburg */
2211 { PCI_DEVICE(0x8086, 0x8d20),
2212 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
2213 { PCI_DEVICE(0x8086, 0x8d21),
2214 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
5cf92c8b
AY		 2215 /* Lewisburg */
2216 { PCI_DEVICE(0x8086, 0xa1f0),
e7480b34 2217 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
5cf92c8b 2218 { PCI_DEVICE(0x8086, 0xa270),
e7480b34 2219 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
144dad99
JR		 2220 /* Lynx Point-LP */
2221 { PCI_DEVICE(0x8086, 0x9c20),
2ea3c6a2 2222 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
144dad99
JR		 2223 /* Lynx Point-LP */
2224 { PCI_DEVICE(0x8086, 0x9c21),
2ea3c6a2 2225 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
4eeca499
JR		 2226 /* Wildcat Point-LP */
2227 { PCI_DEVICE(0x8086, 0x9ca0),
2228 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
c8b00fd2
JR		 2229 /* Sunrise Point */
2230 { PCI_DEVICE(0x8086, 0xa170),
db48abf4 2231 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
b4565913
DR		 2232 /* Sunrise Point-LP */
2233 { PCI_DEVICE(0x8086, 0x9d70),
d6795827 2234 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
35639a0e
VK		 2235 /* Kabylake */
2236 { PCI_DEVICE(0x8086, 0xa171),
2237 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
2238 /* Kabylake-LP */
2239 { PCI_DEVICE(0x8086, 0x9d71),
2240 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
6858107e
VK		 2241 /* Kabylake-H */
2242 { PCI_DEVICE(0x8086, 0xa2f0),
2243 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_SKYLAKE },
c87693da
LH		 2244 /* Broxton-P(Apollolake) */
2245 { PCI_DEVICE(0x8086, 0x5a98),
2246 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BROXTON },
9859a971
LH		 2247 /* Broxton-T */
2248 { PCI_DEVICE(0x8086, 0x1a98),
2249 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BROXTON },
e926f2c8 2250 /* Haswell */
4a7c516b 2251 { PCI_DEVICE(0x8086, 0x0a0c),
fab1285a 2252 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL },
e926f2c8 2253 { PCI_DEVICE(0x8086, 0x0c0c),
fab1285a 2254 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL },
d279fae8 2255 { PCI_DEVICE(0x8086, 0x0d0c),
fab1285a 2256 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL },
862d7618
ML		 2257 /* Broadwell */
2258 { PCI_DEVICE(0x8086, 0x160c),
54a0405d 2259 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_BROADWELL },
99df18b3
PLB		 2260 /* 5 Series/3400 */
2261 { PCI_DEVICE(0x8086, 0x3b56),
2c1350fd 2262 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_NOPM },
f748abcc 2263 /* Poulsbo */
9477c58e 2264 { PCI_DEVICE(0x8086, 0x811b),
6603249d 2265 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_BASE },
f748abcc 2266 /* Oaktrail */
09904b95 2267 { PCI_DEVICE(0x8086, 0x080a),
6603249d 2268 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_BASE },
e44007e0
CCE		 2269 /* BayTrail */
2270 { PCI_DEVICE(0x8086, 0x0f04),
40cc2392 2271 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BAYTRAIL },
f31b2ffc
LY		 2272 /* Braswell */
2273 { PCI_DEVICE(0x8086, 0x2284),
2d846c74 2274 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BRASWELL },
b42b4afb 2275 /* ICH6 */
8b0bd226 2276 { PCI_DEVICE(0x8086, 0x2668),
b42b4afb
TI		 2277 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2278 /* ICH7 */
8b0bd226 2279 { PCI_DEVICE(0x8086, 0x27d8),
b42b4afb
TI		 2280 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2281 /* ESB2 */
8b0bd226 2282 { PCI_DEVICE(0x8086, 0x269a),
b42b4afb
TI		 2283 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2284 /* ICH8 */
8b0bd226 2285 { PCI_DEVICE(0x8086, 0x284b),
b42b4afb
TI		 2286 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2287 /* ICH9 */
8b0bd226 2288 { PCI_DEVICE(0x8086, 0x293e),
b42b4afb
TI		 2289 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2290 /* ICH9 */
8b0bd226 2291 { PCI_DEVICE(0x8086, 0x293f),
b42b4afb
TI		 2292 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2293 /* ICH10 */
8b0bd226 2294 { PCI_DEVICE(0x8086, 0x3a3e),
b42b4afb
TI		 2295 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
2296 /* ICH10 */
8b0bd226 2297 { PCI_DEVICE(0x8086, 0x3a6e),
b42b4afb 2298 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },
b6864535
TI		 2299 /* Generic Intel */
2300 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_ANY_ID),
2301 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2302 .class_mask = 0xffffff,
103884a3 2303 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_NO_ALIGN_BUFSIZE },
9477c58e
TI		 2304 /* ATI SB 450/600/700/800/900 */
2305 { PCI_DEVICE(0x1002, 0x437b),
2306 .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB },
2307 { PCI_DEVICE(0x1002, 0x4383),
2308 .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB },
2309 /* AMD Hudson */
2310 { PCI_DEVICE(0x1022, 0x780d),
2311 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_SB },
87218e9c 2312 /* ATI HDMI */
fd48331f
MSB		 2313 { PCI_DEVICE(0x1002, 0x0002),
2314 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
650474fb
AD		 2315 { PCI_DEVICE(0x1002, 0x1308),
2316 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
5022813d
MSB		 2317 { PCI_DEVICE(0x1002, 0x157a),
2318 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
d716fb03
AB		 2319 { PCI_DEVICE(0x1002, 0x15b3),
2320 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
9477c58e
TI		 2321 { PCI_DEVICE(0x1002, 0x793b),
2322 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2323 { PCI_DEVICE(0x1002, 0x7919),
2324 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2325 { PCI_DEVICE(0x1002, 0x960f),
2326 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2327 { PCI_DEVICE(0x1002, 0x970f),
2328 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
650474fb
AD		 2329 { PCI_DEVICE(0x1002, 0x9840),
2330 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
9477c58e
TI		 2331 { PCI_DEVICE(0x1002, 0xaa00),
2332 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2333 { PCI_DEVICE(0x1002, 0xaa08),
2334 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2335 { PCI_DEVICE(0x1002, 0xaa10),
2336 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2337 { PCI_DEVICE(0x1002, 0xaa18),
2338 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2339 { PCI_DEVICE(0x1002, 0xaa20),
2340 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2341 { PCI_DEVICE(0x1002, 0xaa28),
2342 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2343 { PCI_DEVICE(0x1002, 0xaa30),
2344 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2345 { PCI_DEVICE(0x1002, 0xaa38),
2346 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2347 { PCI_DEVICE(0x1002, 0xaa40),
2348 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2349 { PCI_DEVICE(0x1002, 0xaa48),
2350 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
bbaa0d66
CL		 2351 { PCI_DEVICE(0x1002, 0xaa50),
2352 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2353 { PCI_DEVICE(0x1002, 0xaa58),
2354 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2355 { PCI_DEVICE(0x1002, 0xaa60),
2356 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2357 { PCI_DEVICE(0x1002, 0xaa68),
2358 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2359 { PCI_DEVICE(0x1002, 0xaa80),
2360 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2361 { PCI_DEVICE(0x1002, 0xaa88),
2362 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2363 { PCI_DEVICE(0x1002, 0xaa90),
2364 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2365 { PCI_DEVICE(0x1002, 0xaa98),
2366 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
1815b34a 2367 { PCI_DEVICE(0x1002, 0x9902),
37e661ee 2368 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
1815b34a 2369 { PCI_DEVICE(0x1002, 0xaaa0),
37e661ee 2370 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
1815b34a 2371 { PCI_DEVICE(0x1002, 0xaaa8),
37e661ee 2372 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
1815b34a 2373 { PCI_DEVICE(0x1002, 0xaab0),
37e661ee 2374 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
5022813d
MSB		 2375 { PCI_DEVICE(0x1002, 0xaac0),
2376 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
0fa372b6
TI		 2377 { PCI_DEVICE(0x1002, 0xaac8),
2378 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
5022813d
MSB		 2379 { PCI_DEVICE(0x1002, 0xaad8),
2380 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
2381 { PCI_DEVICE(0x1002, 0xaae8),
2382 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
8eb22214
MSB		 2383 { PCI_DEVICE(0x1002, 0xaae0),
2384 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
2385 { PCI_DEVICE(0x1002, 0xaaf0),
2386 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI_NS },
87218e9c 2387 /* VIA VT8251/VT8237A */
26f05717 2388 { PCI_DEVICE(0x1106, 0x3288), .driver_data = AZX_DRIVER_VIA },
754fdff8
AL		 2389 /* VIA GFX VT7122/VX900 */
2390 { PCI_DEVICE(0x1106, 0x9170), .driver_data = AZX_DRIVER_GENERIC },
2391 /* VIA GFX VT6122/VX11 */
2392 { PCI_DEVICE(0x1106, 0x9140), .driver_data = AZX_DRIVER_GENERIC },
87218e9c
TI		 2393 /* SIS966 */
2394 { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS },
2395 /* ULI M5461 */
2396 { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI },
2397 /* NVIDIA MCP */
0c2fd1bf
TI		 2398 { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
2399 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2400 .class_mask = 0xffffff,
9477c58e 2401 .driver_data = AZX_DRIVER_NVIDIA | AZX_DCAPS_PRESET_NVIDIA },
f269002e 2402 /* Teradici */
9477c58e
TI		 2403 { PCI_DEVICE(0x6549, 0x1200),
2404 .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT },
f0b3da98
LD		 2405 { PCI_DEVICE(0x6549, 0x2200),
2406 .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT },
4e01f54b 2407 /* Creative X-Fi (CA0110-IBG) */
f2a8ecaf
TI		 2408 /* CTHDA chips */
2409 { PCI_DEVICE(0x1102, 0x0010),
2410 .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA },
2411 { PCI_DEVICE(0x1102, 0x0012),
2412 .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA },
8eeaa2f9 2413#if !IS_ENABLED(CONFIG_SND_CTXFI)
313f6e2d
TI		 2414 /* the following entry conflicts with snd-ctxfi driver,
2415 * as ctxfi driver mutates from HD-audio to native mode with
2416 * a special command sequence.
2417 */
4e01f54b
TI		 2418 { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID),
2419 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2420 .class_mask = 0xffffff,
9477c58e 2421 .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND |
ef85f299 2422 AZX_DCAPS_NO_64BIT | AZX_DCAPS_POSFIX_LPIB },
313f6e2d
TI		 2423#else
2424 /* this entry seems still valid -- i.e. without emu20kx chip */
9477c58e
TI		 2425 { PCI_DEVICE(0x1102, 0x0009),
2426 .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND |
ef85f299 2427 AZX_DCAPS_NO_64BIT | AZX_DCAPS_POSFIX_LPIB },
313f6e2d 2428#endif
c563f473
TI		 2429 /* CM8888 */
2430 { PCI_DEVICE(0x13f6, 0x5011),
2431 .driver_data = AZX_DRIVER_CMEDIA |
37e661ee 2432 AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB | AZX_DCAPS_SNOOP_OFF },
e35d4b11
OS		 2433 /* Vortex86MX */
2434 { PCI_DEVICE(0x17f3, 0x3010), .driver_data = AZX_DRIVER_GENERIC },
0f0714c5
BB		 2435 /* VMware HDAudio */
2436 { PCI_DEVICE(0x15ad, 0x1977), .driver_data = AZX_DRIVER_GENERIC },
9176b672 2437 /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */
c4da29ca
YL		 2438 { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID),
2439 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2440 .class_mask = 0xffffff,
9477c58e 2441 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI },
9176b672
AB		 2442 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_ANY_ID),
2443 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2444 .class_mask = 0xffffff,
9477c58e 2445 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI },
1da177e4
LT		 2446 { 0, }
2447};
2448MODULE_DEVICE_TABLE(pci, azx_ids);
2449
2450/* pci_driver definition */
e9f66d9b 2451static struct pci_driver azx_driver = {
3733e424 2452 .name = KBUILD_MODNAME,
1da177e4
LT		 2453 .id_table = azx_ids,
2454 .probe = azx_probe,
e23e7a14 2455 .remove = azx_remove,
b2a0bafa 2456 .shutdown = azx_shutdown,
68cb2b55
TI		 2457 .driver = {
2458 .pm = AZX_PM_OPS,
2459 },
1da177e4
LT		 2460};
2461
e9f66d9b 2462module_pci_driver(azx_driver);
ubuntu-bionic-kernel mirror