]>
Commit | Line | Data |
---|---|---|
2c0262af FB |
1 | /* |
2 | * i386 virtual CPU header | |
5fafdf24 | 3 | * |
2c0262af FB |
4 | * Copyright (c) 2003 Fabrice Bellard |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
d9ff33ad | 9 | * version 2.1 of the License, or (at your option) any later version. |
2c0262af FB |
10 | * |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
8167ee88 | 17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. |
2c0262af | 18 | */ |
07f5a258 MA |
19 | |
20 | #ifndef I386_CPU_H | |
21 | #define I386_CPU_H | |
2c0262af | 22 | |
14a48c1d | 23 | #include "sysemu/tcg.h" |
4da6f8d9 | 24 | #include "cpu-qom.h" |
a9dc68d9 | 25 | #include "kvm/hyperv-proto.h" |
c97d6d2c | 26 | #include "exec/cpu-defs.h" |
30d6ff66 | 27 | #include "qapi/qapi-types-common.h" |
c97d6d2c | 28 | |
72c1701f AB |
29 | /* The x86 has a strong memory model with some store-after-load re-ordering */ |
30 | #define TCG_GUEST_DEFAULT_MO (TCG_MO_ALL & ~TCG_MO_ST_LD) | |
31 | ||
e24fd076 DG |
32 | #define KVM_HAVE_MCE_INJECTION 1 |
33 | ||
d720b93d FB |
34 | /* support for self modifying code even if the modified instruction is |
35 | close to the modifying instruction */ | |
36 | #define TARGET_HAS_PRECISE_SMC | |
37 | ||
9042c0e2 | 38 | #ifdef TARGET_X86_64 |
a5e8788f | 39 | #define I386_ELF_MACHINE EM_X86_64 |
4ab23a91 | 40 | #define ELF_MACHINE_UNAME "x86_64" |
9042c0e2 | 41 | #else |
a5e8788f | 42 | #define I386_ELF_MACHINE EM_386 |
4ab23a91 | 43 | #define ELF_MACHINE_UNAME "i686" |
9042c0e2 TS |
44 | #endif |
45 | ||
6701d81d PB |
46 | enum { |
47 | R_EAX = 0, | |
48 | R_ECX = 1, | |
49 | R_EDX = 2, | |
50 | R_EBX = 3, | |
51 | R_ESP = 4, | |
52 | R_EBP = 5, | |
53 | R_ESI = 6, | |
54 | R_EDI = 7, | |
55 | R_R8 = 8, | |
56 | R_R9 = 9, | |
57 | R_R10 = 10, | |
58 | R_R11 = 11, | |
59 | R_R12 = 12, | |
60 | R_R13 = 13, | |
61 | R_R14 = 14, | |
62 | R_R15 = 15, | |
2c0262af | 63 | |
6701d81d PB |
64 | R_AL = 0, |
65 | R_CL = 1, | |
66 | R_DL = 2, | |
67 | R_BL = 3, | |
68 | R_AH = 4, | |
69 | R_CH = 5, | |
70 | R_DH = 6, | |
71 | R_BH = 7, | |
72 | }; | |
2c0262af | 73 | |
6701d81d PB |
74 | typedef enum X86Seg { |
75 | R_ES = 0, | |
76 | R_CS = 1, | |
77 | R_SS = 2, | |
78 | R_DS = 3, | |
79 | R_FS = 4, | |
80 | R_GS = 5, | |
81 | R_LDTR = 6, | |
82 | R_TR = 7, | |
83 | } X86Seg; | |
2c0262af FB |
84 | |
85 | /* segment descriptor fields */ | |
c97d6d2c SAGDR |
86 | #define DESC_G_SHIFT 23 |
87 | #define DESC_G_MASK (1 << DESC_G_SHIFT) | |
2c0262af FB |
88 | #define DESC_B_SHIFT 22 |
89 | #define DESC_B_MASK (1 << DESC_B_SHIFT) | |
14ce26e7 FB |
90 | #define DESC_L_SHIFT 21 /* x86_64 only : 64 bit code segment */ |
91 | #define DESC_L_MASK (1 << DESC_L_SHIFT) | |
c97d6d2c SAGDR |
92 | #define DESC_AVL_SHIFT 20 |
93 | #define DESC_AVL_MASK (1 << DESC_AVL_SHIFT) | |
94 | #define DESC_P_SHIFT 15 | |
95 | #define DESC_P_MASK (1 << DESC_P_SHIFT) | |
2c0262af | 96 | #define DESC_DPL_SHIFT 13 |
a3867ed2 | 97 | #define DESC_DPL_MASK (3 << DESC_DPL_SHIFT) |
c97d6d2c SAGDR |
98 | #define DESC_S_SHIFT 12 |
99 | #define DESC_S_MASK (1 << DESC_S_SHIFT) | |
2c0262af | 100 | #define DESC_TYPE_SHIFT 8 |
a3867ed2 | 101 | #define DESC_TYPE_MASK (15 << DESC_TYPE_SHIFT) |
2c0262af FB |
102 | #define DESC_A_MASK (1 << 8) |
103 | ||
e670b89e FB |
104 | #define DESC_CS_MASK (1 << 11) /* 1=code segment 0=data segment */ |
105 | #define DESC_C_MASK (1 << 10) /* code: conforming */ | |
106 | #define DESC_R_MASK (1 << 9) /* code: readable */ | |
2c0262af | 107 | |
e670b89e FB |
108 | #define DESC_E_MASK (1 << 10) /* data: expansion direction */ |
109 | #define DESC_W_MASK (1 << 9) /* data: writable */ | |
110 | ||
111 | #define DESC_TSS_BUSY_MASK (1 << 9) | |
2c0262af FB |
112 | |
113 | /* eflags masks */ | |
e4a09c96 PB |
114 | #define CC_C 0x0001 |
115 | #define CC_P 0x0004 | |
116 | #define CC_A 0x0010 | |
117 | #define CC_Z 0x0040 | |
2c0262af FB |
118 | #define CC_S 0x0080 |
119 | #define CC_O 0x0800 | |
120 | ||
121 | #define TF_SHIFT 8 | |
122 | #define IOPL_SHIFT 12 | |
123 | #define VM_SHIFT 17 | |
124 | ||
e4a09c96 PB |
125 | #define TF_MASK 0x00000100 |
126 | #define IF_MASK 0x00000200 | |
127 | #define DF_MASK 0x00000400 | |
128 | #define IOPL_MASK 0x00003000 | |
129 | #define NT_MASK 0x00004000 | |
130 | #define RF_MASK 0x00010000 | |
131 | #define VM_MASK 0x00020000 | |
132 | #define AC_MASK 0x00040000 | |
2c0262af FB |
133 | #define VIF_MASK 0x00080000 |
134 | #define VIP_MASK 0x00100000 | |
135 | #define ID_MASK 0x00200000 | |
136 | ||
aa1f17c1 | 137 | /* hidden flags - used internally by qemu to represent additional cpu |
7848c8d1 KC |
138 | states. Only the INHIBIT_IRQ, SMM and SVMI are not redundant. We |
139 | avoid using the IOPL_MASK, TF_MASK, VM_MASK and AC_MASK bit | |
140 | positions to ease oring with eflags. */ | |
2c0262af FB |
141 | /* current cpl */ |
142 | #define HF_CPL_SHIFT 0 | |
2c0262af FB |
143 | /* true if hardware interrupts must be disabled for next instruction */ |
144 | #define HF_INHIBIT_IRQ_SHIFT 3 | |
145 | /* 16 or 32 segments */ | |
146 | #define HF_CS32_SHIFT 4 | |
147 | #define HF_SS32_SHIFT 5 | |
dc196a57 | 148 | /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */ |
2c0262af | 149 | #define HF_ADDSEG_SHIFT 6 |
65262d57 FB |
150 | /* copy of CR0.PE (protected mode) */ |
151 | #define HF_PE_SHIFT 7 | |
152 | #define HF_TF_SHIFT 8 /* must be same as eflags */ | |
7eee2a50 FB |
153 | #define HF_MP_SHIFT 9 /* the order must be MP, EM, TS */ |
154 | #define HF_EM_SHIFT 10 | |
155 | #define HF_TS_SHIFT 11 | |
65262d57 | 156 | #define HF_IOPL_SHIFT 12 /* must be same as eflags */ |
14ce26e7 FB |
157 | #define HF_LMA_SHIFT 14 /* only used on x86_64: long mode active */ |
158 | #define HF_CS64_SHIFT 15 /* only used on x86_64: 64 bit code segment */ | |
a2397807 | 159 | #define HF_RF_SHIFT 16 /* must be same as eflags */ |
65262d57 | 160 | #define HF_VM_SHIFT 17 /* must be same as eflags */ |
a9321a4d | 161 | #define HF_AC_SHIFT 18 /* must be same as eflags */ |
3b21e03e | 162 | #define HF_SMM_SHIFT 19 /* CPU in SMM mode */ |
db620f46 | 163 | #define HF_SVME_SHIFT 20 /* SVME enabled (copy of EFER.SVME) */ |
f8dc4c64 | 164 | #define HF_GUEST_SHIFT 21 /* SVM intercepts are active */ |
a2397807 | 165 | #define HF_OSFXSR_SHIFT 22 /* CR4.OSFXSR */ |
a9321a4d | 166 | #define HF_SMAP_SHIFT 23 /* CR4.SMAP */ |
5223a942 | 167 | #define HF_IOBPT_SHIFT 24 /* an io breakpoint enabled */ |
f4f1110e RH |
168 | #define HF_MPX_EN_SHIFT 25 /* MPX Enabled (CR4+XCR0+BNDCFGx) */ |
169 | #define HF_MPX_IU_SHIFT 26 /* BND registers in-use */ | |
2c0262af FB |
170 | |
171 | #define HF_CPL_MASK (3 << HF_CPL_SHIFT) | |
2c0262af FB |
172 | #define HF_INHIBIT_IRQ_MASK (1 << HF_INHIBIT_IRQ_SHIFT) |
173 | #define HF_CS32_MASK (1 << HF_CS32_SHIFT) | |
174 | #define HF_SS32_MASK (1 << HF_SS32_SHIFT) | |
175 | #define HF_ADDSEG_MASK (1 << HF_ADDSEG_SHIFT) | |
65262d57 | 176 | #define HF_PE_MASK (1 << HF_PE_SHIFT) |
58fe2f10 | 177 | #define HF_TF_MASK (1 << HF_TF_SHIFT) |
7eee2a50 FB |
178 | #define HF_MP_MASK (1 << HF_MP_SHIFT) |
179 | #define HF_EM_MASK (1 << HF_EM_SHIFT) | |
180 | #define HF_TS_MASK (1 << HF_TS_SHIFT) | |
0650f1ab | 181 | #define HF_IOPL_MASK (3 << HF_IOPL_SHIFT) |
14ce26e7 FB |
182 | #define HF_LMA_MASK (1 << HF_LMA_SHIFT) |
183 | #define HF_CS64_MASK (1 << HF_CS64_SHIFT) | |
a2397807 | 184 | #define HF_RF_MASK (1 << HF_RF_SHIFT) |
0650f1ab | 185 | #define HF_VM_MASK (1 << HF_VM_SHIFT) |
a9321a4d | 186 | #define HF_AC_MASK (1 << HF_AC_SHIFT) |
3b21e03e | 187 | #define HF_SMM_MASK (1 << HF_SMM_SHIFT) |
872929aa | 188 | #define HF_SVME_MASK (1 << HF_SVME_SHIFT) |
f8dc4c64 | 189 | #define HF_GUEST_MASK (1 << HF_GUEST_SHIFT) |
a2397807 | 190 | #define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT) |
a9321a4d | 191 | #define HF_SMAP_MASK (1 << HF_SMAP_SHIFT) |
5223a942 | 192 | #define HF_IOBPT_MASK (1 << HF_IOBPT_SHIFT) |
f4f1110e RH |
193 | #define HF_MPX_EN_MASK (1 << HF_MPX_EN_SHIFT) |
194 | #define HF_MPX_IU_MASK (1 << HF_MPX_IU_SHIFT) | |
2c0262af | 195 | |
db620f46 FB |
196 | /* hflags2 */ |
197 | ||
9982f74b PB |
198 | #define HF2_GIF_SHIFT 0 /* if set CPU takes interrupts */ |
199 | #define HF2_HIF_SHIFT 1 /* value of IF_MASK when entering SVM */ | |
200 | #define HF2_NMI_SHIFT 2 /* CPU serving NMI */ | |
201 | #define HF2_VINTR_SHIFT 3 /* value of V_INTR_MASKING bit */ | |
202 | #define HF2_SMM_INSIDE_NMI_SHIFT 4 /* CPU serving SMI nested inside NMI */ | |
f4f1110e | 203 | #define HF2_MPX_PR_SHIFT 5 /* BNDCFGx.BNDPRESERVE */ |
fe441054 | 204 | #define HF2_NPT_SHIFT 6 /* Nested Paging enabled */ |
bf13bfab | 205 | #define HF2_IGNNE_SHIFT 7 /* Ignore CR0.NE=0 */ |
9982f74b PB |
206 | |
207 | #define HF2_GIF_MASK (1 << HF2_GIF_SHIFT) | |
208 | #define HF2_HIF_MASK (1 << HF2_HIF_SHIFT) | |
209 | #define HF2_NMI_MASK (1 << HF2_NMI_SHIFT) | |
210 | #define HF2_VINTR_MASK (1 << HF2_VINTR_SHIFT) | |
211 | #define HF2_SMM_INSIDE_NMI_MASK (1 << HF2_SMM_INSIDE_NMI_SHIFT) | |
f4f1110e | 212 | #define HF2_MPX_PR_MASK (1 << HF2_MPX_PR_SHIFT) |
fe441054 | 213 | #define HF2_NPT_MASK (1 << HF2_NPT_SHIFT) |
bf13bfab | 214 | #define HF2_IGNNE_MASK (1 << HF2_IGNNE_SHIFT) |
db620f46 | 215 | |
0650f1ab AL |
216 | #define CR0_PE_SHIFT 0 |
217 | #define CR0_MP_SHIFT 1 | |
218 | ||
2cd49cbf PM |
219 | #define CR0_PE_MASK (1U << 0) |
220 | #define CR0_MP_MASK (1U << 1) | |
221 | #define CR0_EM_MASK (1U << 2) | |
222 | #define CR0_TS_MASK (1U << 3) | |
223 | #define CR0_ET_MASK (1U << 4) | |
224 | #define CR0_NE_MASK (1U << 5) | |
225 | #define CR0_WP_MASK (1U << 16) | |
226 | #define CR0_AM_MASK (1U << 18) | |
227 | #define CR0_PG_MASK (1U << 31) | |
228 | ||
229 | #define CR4_VME_MASK (1U << 0) | |
230 | #define CR4_PVI_MASK (1U << 1) | |
231 | #define CR4_TSD_MASK (1U << 2) | |
232 | #define CR4_DE_MASK (1U << 3) | |
233 | #define CR4_PSE_MASK (1U << 4) | |
234 | #define CR4_PAE_MASK (1U << 5) | |
235 | #define CR4_MCE_MASK (1U << 6) | |
236 | #define CR4_PGE_MASK (1U << 7) | |
237 | #define CR4_PCE_MASK (1U << 8) | |
0650f1ab | 238 | #define CR4_OSFXSR_SHIFT 9 |
2cd49cbf PM |
239 | #define CR4_OSFXSR_MASK (1U << CR4_OSFXSR_SHIFT) |
240 | #define CR4_OSXMMEXCPT_MASK (1U << 10) | |
6c7c3c21 | 241 | #define CR4_LA57_MASK (1U << 12) |
2cd49cbf PM |
242 | #define CR4_VMXE_MASK (1U << 13) |
243 | #define CR4_SMXE_MASK (1U << 14) | |
244 | #define CR4_FSGSBASE_MASK (1U << 16) | |
245 | #define CR4_PCIDE_MASK (1U << 17) | |
246 | #define CR4_OSXSAVE_MASK (1U << 18) | |
247 | #define CR4_SMEP_MASK (1U << 20) | |
248 | #define CR4_SMAP_MASK (1U << 21) | |
0f70ed47 | 249 | #define CR4_PKE_MASK (1U << 22) |
e7e7bdab | 250 | #define CR4_PKS_MASK (1U << 24) |
2c0262af | 251 | |
01df040b AL |
252 | #define DR6_BD (1 << 13) |
253 | #define DR6_BS (1 << 14) | |
254 | #define DR6_BT (1 << 15) | |
255 | #define DR6_FIXED_1 0xffff0ff0 | |
256 | ||
257 | #define DR7_GD (1 << 13) | |
258 | #define DR7_TYPE_SHIFT 16 | |
259 | #define DR7_LEN_SHIFT 18 | |
260 | #define DR7_FIXED_1 0x00000400 | |
93d00d0f | 261 | #define DR7_GLOBAL_BP_MASK 0xaa |
428065ce LG |
262 | #define DR7_LOCAL_BP_MASK 0x55 |
263 | #define DR7_MAX_BP 4 | |
264 | #define DR7_TYPE_BP_INST 0x0 | |
265 | #define DR7_TYPE_DATA_WR 0x1 | |
266 | #define DR7_TYPE_IO_RW 0x2 | |
267 | #define DR7_TYPE_DATA_RW 0x3 | |
01df040b | 268 | |
e4a09c96 PB |
269 | #define PG_PRESENT_BIT 0 |
270 | #define PG_RW_BIT 1 | |
271 | #define PG_USER_BIT 2 | |
272 | #define PG_PWT_BIT 3 | |
273 | #define PG_PCD_BIT 4 | |
274 | #define PG_ACCESSED_BIT 5 | |
275 | #define PG_DIRTY_BIT 6 | |
276 | #define PG_PSE_BIT 7 | |
277 | #define PG_GLOBAL_BIT 8 | |
eaad03e4 | 278 | #define PG_PSE_PAT_BIT 12 |
0f70ed47 | 279 | #define PG_PKRU_BIT 59 |
e4a09c96 | 280 | #define PG_NX_BIT 63 |
2c0262af FB |
281 | |
282 | #define PG_PRESENT_MASK (1 << PG_PRESENT_BIT) | |
e4a09c96 PB |
283 | #define PG_RW_MASK (1 << PG_RW_BIT) |
284 | #define PG_USER_MASK (1 << PG_USER_BIT) | |
285 | #define PG_PWT_MASK (1 << PG_PWT_BIT) | |
286 | #define PG_PCD_MASK (1 << PG_PCD_BIT) | |
2c0262af | 287 | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
e4a09c96 PB |
288 | #define PG_DIRTY_MASK (1 << PG_DIRTY_BIT) |
289 | #define PG_PSE_MASK (1 << PG_PSE_BIT) | |
290 | #define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT) | |
eaad03e4 | 291 | #define PG_PSE_PAT_MASK (1 << PG_PSE_PAT_BIT) |
e8f6d00c PB |
292 | #define PG_ADDRESS_MASK 0x000ffffffffff000LL |
293 | #define PG_HI_RSVD_MASK (PG_ADDRESS_MASK & ~PHYS_ADDR_MASK) | |
3f2cbf0d | 294 | #define PG_HI_USER_MASK 0x7ff0000000000000LL |
0f70ed47 PB |
295 | #define PG_PKRU_MASK (15ULL << PG_PKRU_BIT) |
296 | #define PG_NX_MASK (1ULL << PG_NX_BIT) | |
2c0262af FB |
297 | |
298 | #define PG_ERROR_W_BIT 1 | |
299 | ||
300 | #define PG_ERROR_P_MASK 0x01 | |
301 | #define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT) | |
302 | #define PG_ERROR_U_MASK 0x04 | |
303 | #define PG_ERROR_RSVD_MASK 0x08 | |
5cf38396 | 304 | #define PG_ERROR_I_D_MASK 0x10 |
0f70ed47 | 305 | #define PG_ERROR_PK_MASK 0x20 |
2c0262af | 306 | |
e4a09c96 PB |
307 | #define MCG_CTL_P (1ULL<<8) /* MCG_CAP register available */ |
308 | #define MCG_SER_P (1ULL<<24) /* MCA recovery/new status bits */ | |
87f8b626 | 309 | #define MCG_LMCE_P (1ULL<<27) /* Local Machine Check Supported */ |
79c4f6b0 | 310 | |
e4a09c96 PB |
311 | #define MCE_CAP_DEF (MCG_CTL_P|MCG_SER_P) |
312 | #define MCE_BANKS_DEF 10 | |
79c4f6b0 | 313 | |
2590f15b EH |
314 | #define MCG_CAP_BANKS_MASK 0xff |
315 | ||
e4a09c96 PB |
316 | #define MCG_STATUS_RIPV (1ULL<<0) /* restart ip valid */ |
317 | #define MCG_STATUS_EIPV (1ULL<<1) /* ip points to correct instruction */ | |
318 | #define MCG_STATUS_MCIP (1ULL<<2) /* machine check in progress */ | |
87f8b626 AR |
319 | #define MCG_STATUS_LMCE (1ULL<<3) /* Local MCE signaled */ |
320 | ||
321 | #define MCG_EXT_CTL_LMCE_EN (1ULL<<0) /* Local MCE enabled */ | |
79c4f6b0 | 322 | |
e4a09c96 PB |
323 | #define MCI_STATUS_VAL (1ULL<<63) /* valid error */ |
324 | #define MCI_STATUS_OVER (1ULL<<62) /* previous errors lost */ | |
325 | #define MCI_STATUS_UC (1ULL<<61) /* uncorrected error */ | |
326 | #define MCI_STATUS_EN (1ULL<<60) /* error enabled */ | |
327 | #define MCI_STATUS_MISCV (1ULL<<59) /* misc error reg. valid */ | |
328 | #define MCI_STATUS_ADDRV (1ULL<<58) /* addr reg. valid */ | |
329 | #define MCI_STATUS_PCC (1ULL<<57) /* processor context corrupt */ | |
330 | #define MCI_STATUS_S (1ULL<<56) /* Signaled machine check */ | |
331 | #define MCI_STATUS_AR (1ULL<<55) /* Action required */ | |
c0532a76 MT |
332 | |
333 | /* MISC register defines */ | |
e4a09c96 PB |
334 | #define MCM_ADDR_SEGOFF 0 /* segment offset */ |
335 | #define MCM_ADDR_LINEAR 1 /* linear address */ | |
336 | #define MCM_ADDR_PHYS 2 /* physical address */ | |
337 | #define MCM_ADDR_MEM 3 /* memory address */ | |
338 | #define MCM_ADDR_GENERIC 7 /* generic */ | |
79c4f6b0 | 339 | |
0650f1ab | 340 | #define MSR_IA32_TSC 0x10 |
2c0262af FB |
341 | #define MSR_IA32_APICBASE 0x1b |
342 | #define MSR_IA32_APICBASE_BSP (1<<8) | |
343 | #define MSR_IA32_APICBASE_ENABLE (1<<11) | |
33d7a288 | 344 | #define MSR_IA32_APICBASE_EXTD (1 << 10) |
458cf469 | 345 | #define MSR_IA32_APICBASE_BASE (0xfffffU<<12) |
0779caeb | 346 | #define MSR_IA32_FEATURE_CONTROL 0x0000003a |
f28558d3 | 347 | #define MSR_TSC_ADJUST 0x0000003b |
a33a2cfe | 348 | #define MSR_IA32_SPEC_CTRL 0x48 |
cfeea0c0 | 349 | #define MSR_VIRT_SSBD 0xc001011f |
8c80c99f | 350 | #define MSR_IA32_PRED_CMD 0x49 |
4e45aff3 | 351 | #define MSR_IA32_UCODE_REV 0x8b |
597360c0 | 352 | #define MSR_IA32_CORE_CAPABILITY 0xcf |
2a9758c5 | 353 | |
8c80c99f | 354 | #define MSR_IA32_ARCH_CAPABILITIES 0x10a |
2a9758c5 PB |
355 | #define ARCH_CAP_TSX_CTRL_MSR (1<<7) |
356 | ||
ea39f9b6 LX |
357 | #define MSR_IA32_PERF_CAPABILITIES 0x345 |
358 | ||
2a9758c5 | 359 | #define MSR_IA32_TSX_CTRL 0x122 |
aa82ba54 | 360 | #define MSR_IA32_TSCDEADLINE 0x6e0 |
e7e7bdab | 361 | #define MSR_IA32_PKRS 0x6e1 |
2c0262af | 362 | |
217f1b4a HZ |
363 | #define FEATURE_CONTROL_LOCKED (1<<0) |
364 | #define FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX (1<<2) | |
365 | #define FEATURE_CONTROL_LMCE (1<<20) | |
366 | ||
0d894367 PB |
367 | #define MSR_P6_PERFCTR0 0xc1 |
368 | ||
fc12d72e | 369 | #define MSR_IA32_SMBASE 0x9e |
e13713db | 370 | #define MSR_SMI_COUNT 0x34 |
e4a09c96 PB |
371 | #define MSR_MTRRcap 0xfe |
372 | #define MSR_MTRRcap_VCNT 8 | |
373 | #define MSR_MTRRcap_FIXRANGE_SUPPORT (1 << 8) | |
374 | #define MSR_MTRRcap_WC_SUPPORTED (1 << 10) | |
dd5e3b17 | 375 | |
2c0262af FB |
376 | #define MSR_IA32_SYSENTER_CS 0x174 |
377 | #define MSR_IA32_SYSENTER_ESP 0x175 | |
378 | #define MSR_IA32_SYSENTER_EIP 0x176 | |
379 | ||
8f091a59 FB |
380 | #define MSR_MCG_CAP 0x179 |
381 | #define MSR_MCG_STATUS 0x17a | |
382 | #define MSR_MCG_CTL 0x17b | |
87f8b626 | 383 | #define MSR_MCG_EXT_CTL 0x4d0 |
8f091a59 | 384 | |
0d894367 PB |
385 | #define MSR_P6_EVNTSEL0 0x186 |
386 | ||
e737b32a AZ |
387 | #define MSR_IA32_PERF_STATUS 0x198 |
388 | ||
e4a09c96 | 389 | #define MSR_IA32_MISC_ENABLE 0x1a0 |
21e87c46 AK |
390 | /* Indicates good rep/movs microcode on some processors: */ |
391 | #define MSR_IA32_MISC_ENABLE_DEFAULT 1 | |
4cfd7bab | 392 | #define MSR_IA32_MISC_ENABLE_MWAIT (1ULL << 18) |
21e87c46 | 393 | |
e4a09c96 PB |
394 | #define MSR_MTRRphysBase(reg) (0x200 + 2 * (reg)) |
395 | #define MSR_MTRRphysMask(reg) (0x200 + 2 * (reg) + 1) | |
396 | ||
d1ae67f6 AW |
397 | #define MSR_MTRRphysIndex(addr) ((((addr) & ~1u) - 0x200) / 2) |
398 | ||
e4a09c96 PB |
399 | #define MSR_MTRRfix64K_00000 0x250 |
400 | #define MSR_MTRRfix16K_80000 0x258 | |
401 | #define MSR_MTRRfix16K_A0000 0x259 | |
402 | #define MSR_MTRRfix4K_C0000 0x268 | |
403 | #define MSR_MTRRfix4K_C8000 0x269 | |
404 | #define MSR_MTRRfix4K_D0000 0x26a | |
405 | #define MSR_MTRRfix4K_D8000 0x26b | |
406 | #define MSR_MTRRfix4K_E0000 0x26c | |
407 | #define MSR_MTRRfix4K_E8000 0x26d | |
408 | #define MSR_MTRRfix4K_F0000 0x26e | |
409 | #define MSR_MTRRfix4K_F8000 0x26f | |
165d9b82 | 410 | |
8f091a59 FB |
411 | #define MSR_PAT 0x277 |
412 | ||
e4a09c96 | 413 | #define MSR_MTRRdefType 0x2ff |
165d9b82 | 414 | |
0d894367 PB |
415 | #define MSR_CORE_PERF_FIXED_CTR0 0x309 |
416 | #define MSR_CORE_PERF_FIXED_CTR1 0x30a | |
417 | #define MSR_CORE_PERF_FIXED_CTR2 0x30b | |
418 | #define MSR_CORE_PERF_FIXED_CTR_CTRL 0x38d | |
419 | #define MSR_CORE_PERF_GLOBAL_STATUS 0x38e | |
420 | #define MSR_CORE_PERF_GLOBAL_CTRL 0x38f | |
421 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL 0x390 | |
165d9b82 | 422 | |
e4a09c96 PB |
423 | #define MSR_MC0_CTL 0x400 |
424 | #define MSR_MC0_STATUS 0x401 | |
425 | #define MSR_MC0_ADDR 0x402 | |
426 | #define MSR_MC0_MISC 0x403 | |
79c4f6b0 | 427 | |
b77146e9 CP |
428 | #define MSR_IA32_RTIT_OUTPUT_BASE 0x560 |
429 | #define MSR_IA32_RTIT_OUTPUT_MASK 0x561 | |
430 | #define MSR_IA32_RTIT_CTL 0x570 | |
431 | #define MSR_IA32_RTIT_STATUS 0x571 | |
432 | #define MSR_IA32_RTIT_CR3_MATCH 0x572 | |
433 | #define MSR_IA32_RTIT_ADDR0_A 0x580 | |
434 | #define MSR_IA32_RTIT_ADDR0_B 0x581 | |
435 | #define MSR_IA32_RTIT_ADDR1_A 0x582 | |
436 | #define MSR_IA32_RTIT_ADDR1_B 0x583 | |
437 | #define MSR_IA32_RTIT_ADDR2_A 0x584 | |
438 | #define MSR_IA32_RTIT_ADDR2_B 0x585 | |
439 | #define MSR_IA32_RTIT_ADDR3_A 0x586 | |
440 | #define MSR_IA32_RTIT_ADDR3_B 0x587 | |
441 | #define MAX_RTIT_ADDRS 8 | |
442 | ||
14ce26e7 FB |
443 | #define MSR_EFER 0xc0000080 |
444 | ||
445 | #define MSR_EFER_SCE (1 << 0) | |
446 | #define MSR_EFER_LME (1 << 8) | |
447 | #define MSR_EFER_LMA (1 << 10) | |
448 | #define MSR_EFER_NXE (1 << 11) | |
872929aa | 449 | #define MSR_EFER_SVME (1 << 12) |
14ce26e7 FB |
450 | #define MSR_EFER_FFXSR (1 << 14) |
451 | ||
452 | #define MSR_STAR 0xc0000081 | |
453 | #define MSR_LSTAR 0xc0000082 | |
454 | #define MSR_CSTAR 0xc0000083 | |
455 | #define MSR_FMASK 0xc0000084 | |
456 | #define MSR_FSBASE 0xc0000100 | |
457 | #define MSR_GSBASE 0xc0000101 | |
458 | #define MSR_KERNELGSBASE 0xc0000102 | |
1b050077 | 459 | #define MSR_TSC_AUX 0xc0000103 |
14ce26e7 | 460 | |
0573fbfc TS |
461 | #define MSR_VM_HSAVE_PA 0xc0010117 |
462 | ||
79e9ebeb | 463 | #define MSR_IA32_BNDCFGS 0x00000d90 |
18cd2c17 | 464 | #define MSR_IA32_XSS 0x00000da0 |
65087997 | 465 | #define MSR_IA32_UMWAIT_CONTROL 0xe1 |
79e9ebeb | 466 | |
704798ad PB |
467 | #define MSR_IA32_VMX_BASIC 0x00000480 |
468 | #define MSR_IA32_VMX_PINBASED_CTLS 0x00000481 | |
469 | #define MSR_IA32_VMX_PROCBASED_CTLS 0x00000482 | |
470 | #define MSR_IA32_VMX_EXIT_CTLS 0x00000483 | |
471 | #define MSR_IA32_VMX_ENTRY_CTLS 0x00000484 | |
472 | #define MSR_IA32_VMX_MISC 0x00000485 | |
473 | #define MSR_IA32_VMX_CR0_FIXED0 0x00000486 | |
474 | #define MSR_IA32_VMX_CR0_FIXED1 0x00000487 | |
475 | #define MSR_IA32_VMX_CR4_FIXED0 0x00000488 | |
476 | #define MSR_IA32_VMX_CR4_FIXED1 0x00000489 | |
477 | #define MSR_IA32_VMX_VMCS_ENUM 0x0000048a | |
478 | #define MSR_IA32_VMX_PROCBASED_CTLS2 0x0000048b | |
479 | #define MSR_IA32_VMX_EPT_VPID_CAP 0x0000048c | |
480 | #define MSR_IA32_VMX_TRUE_PINBASED_CTLS 0x0000048d | |
481 | #define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e | |
482 | #define MSR_IA32_VMX_TRUE_EXIT_CTLS 0x0000048f | |
483 | #define MSR_IA32_VMX_TRUE_ENTRY_CTLS 0x00000490 | |
484 | #define MSR_IA32_VMX_VMFUNC 0x00000491 | |
485 | ||
cfc3b074 PB |
486 | #define XSTATE_FP_BIT 0 |
487 | #define XSTATE_SSE_BIT 1 | |
488 | #define XSTATE_YMM_BIT 2 | |
489 | #define XSTATE_BNDREGS_BIT 3 | |
490 | #define XSTATE_BNDCSR_BIT 4 | |
491 | #define XSTATE_OPMASK_BIT 5 | |
492 | #define XSTATE_ZMM_Hi256_BIT 6 | |
493 | #define XSTATE_Hi16_ZMM_BIT 7 | |
494 | #define XSTATE_PKRU_BIT 9 | |
495 | ||
496 | #define XSTATE_FP_MASK (1ULL << XSTATE_FP_BIT) | |
497 | #define XSTATE_SSE_MASK (1ULL << XSTATE_SSE_BIT) | |
498 | #define XSTATE_YMM_MASK (1ULL << XSTATE_YMM_BIT) | |
499 | #define XSTATE_BNDREGS_MASK (1ULL << XSTATE_BNDREGS_BIT) | |
500 | #define XSTATE_BNDCSR_MASK (1ULL << XSTATE_BNDCSR_BIT) | |
501 | #define XSTATE_OPMASK_MASK (1ULL << XSTATE_OPMASK_BIT) | |
502 | #define XSTATE_ZMM_Hi256_MASK (1ULL << XSTATE_ZMM_Hi256_BIT) | |
503 | #define XSTATE_Hi16_ZMM_MASK (1ULL << XSTATE_Hi16_ZMM_BIT) | |
504 | #define XSTATE_PKRU_MASK (1ULL << XSTATE_PKRU_BIT) | |
c74f41bb | 505 | |
5ef57876 EH |
506 | /* CPUID feature words */ |
507 | typedef enum FeatureWord { | |
508 | FEAT_1_EDX, /* CPUID[1].EDX */ | |
509 | FEAT_1_ECX, /* CPUID[1].ECX */ | |
510 | FEAT_7_0_EBX, /* CPUID[EAX=7,ECX=0].EBX */ | |
f74eefe0 | 511 | FEAT_7_0_ECX, /* CPUID[EAX=7,ECX=0].ECX */ |
95ea69fb | 512 | FEAT_7_0_EDX, /* CPUID[EAX=7,ECX=0].EDX */ |
80db491d | 513 | FEAT_7_1_EAX, /* CPUID[EAX=7,ECX=1].EAX */ |
5ef57876 EH |
514 | FEAT_8000_0001_EDX, /* CPUID[8000_0001].EDX */ |
515 | FEAT_8000_0001_ECX, /* CPUID[8000_0001].ECX */ | |
303752a9 | 516 | FEAT_8000_0007_EDX, /* CPUID[8000_0007].EDX */ |
1b3420e1 | 517 | FEAT_8000_0008_EBX, /* CPUID[8000_0008].EBX */ |
5ef57876 EH |
518 | FEAT_C000_0001_EDX, /* CPUID[C000_0001].EDX */ |
519 | FEAT_KVM, /* CPUID[4000_0001].EAX (KVM_CPUID_FEATURES) */ | |
be777326 | 520 | FEAT_KVM_HINTS, /* CPUID[4000_0001].EDX */ |
c35bd19a EY |
521 | FEAT_HYPERV_EAX, /* CPUID[4000_0003].EAX */ |
522 | FEAT_HYPERV_EBX, /* CPUID[4000_0003].EBX */ | |
523 | FEAT_HYPERV_EDX, /* CPUID[4000_0003].EDX */ | |
a2b107db VK |
524 | FEAT_HV_RECOMM_EAX, /* CPUID[4000_0004].EAX */ |
525 | FEAT_HV_NESTED_EAX, /* CPUID[4000_000A].EAX */ | |
5ef57876 | 526 | FEAT_SVM, /* CPUID[8000_000A].EDX */ |
0bb0b2d2 | 527 | FEAT_XSAVE, /* CPUID[EAX=0xd,ECX=1].EAX */ |
28b8e4d0 | 528 | FEAT_6_EAX, /* CPUID[6].EAX */ |
96193c22 EH |
529 | FEAT_XSAVE_COMP_LO, /* CPUID[EAX=0xd,ECX=0].EAX */ |
530 | FEAT_XSAVE_COMP_HI, /* CPUID[EAX=0xd,ECX=0].EDX */ | |
d86f9636 | 531 | FEAT_ARCH_CAPABILITIES, |
597360c0 | 532 | FEAT_CORE_CAPABILITY, |
ea39f9b6 | 533 | FEAT_PERF_CAPABILITIES, |
20a78b02 PB |
534 | FEAT_VMX_PROCBASED_CTLS, |
535 | FEAT_VMX_SECONDARY_CTLS, | |
536 | FEAT_VMX_PINBASED_CTLS, | |
537 | FEAT_VMX_EXIT_CTLS, | |
538 | FEAT_VMX_ENTRY_CTLS, | |
539 | FEAT_VMX_MISC, | |
540 | FEAT_VMX_EPT_VPID_CAPS, | |
541 | FEAT_VMX_BASIC, | |
542 | FEAT_VMX_VMFUNC, | |
d1615ea5 | 543 | FEAT_14_0_ECX, |
5ef57876 EH |
544 | FEATURE_WORDS, |
545 | } FeatureWord; | |
546 | ||
ede146c2 | 547 | typedef uint64_t FeatureWordArray[FEATURE_WORDS]; |
5ef57876 | 548 | |
14ce26e7 | 549 | /* cpuid_features bits */ |
2cd49cbf PM |
550 | #define CPUID_FP87 (1U << 0) |
551 | #define CPUID_VME (1U << 1) | |
552 | #define CPUID_DE (1U << 2) | |
553 | #define CPUID_PSE (1U << 3) | |
554 | #define CPUID_TSC (1U << 4) | |
555 | #define CPUID_MSR (1U << 5) | |
556 | #define CPUID_PAE (1U << 6) | |
557 | #define CPUID_MCE (1U << 7) | |
558 | #define CPUID_CX8 (1U << 8) | |
559 | #define CPUID_APIC (1U << 9) | |
560 | #define CPUID_SEP (1U << 11) /* sysenter/sysexit */ | |
561 | #define CPUID_MTRR (1U << 12) | |
562 | #define CPUID_PGE (1U << 13) | |
563 | #define CPUID_MCA (1U << 14) | |
564 | #define CPUID_CMOV (1U << 15) | |
565 | #define CPUID_PAT (1U << 16) | |
566 | #define CPUID_PSE36 (1U << 17) | |
567 | #define CPUID_PN (1U << 18) | |
568 | #define CPUID_CLFLUSH (1U << 19) | |
569 | #define CPUID_DTS (1U << 21) | |
570 | #define CPUID_ACPI (1U << 22) | |
571 | #define CPUID_MMX (1U << 23) | |
572 | #define CPUID_FXSR (1U << 24) | |
573 | #define CPUID_SSE (1U << 25) | |
574 | #define CPUID_SSE2 (1U << 26) | |
575 | #define CPUID_SS (1U << 27) | |
576 | #define CPUID_HT (1U << 28) | |
577 | #define CPUID_TM (1U << 29) | |
578 | #define CPUID_IA64 (1U << 30) | |
579 | #define CPUID_PBE (1U << 31) | |
580 | ||
581 | #define CPUID_EXT_SSE3 (1U << 0) | |
582 | #define CPUID_EXT_PCLMULQDQ (1U << 1) | |
583 | #define CPUID_EXT_DTES64 (1U << 2) | |
584 | #define CPUID_EXT_MONITOR (1U << 3) | |
585 | #define CPUID_EXT_DSCPL (1U << 4) | |
586 | #define CPUID_EXT_VMX (1U << 5) | |
587 | #define CPUID_EXT_SMX (1U << 6) | |
588 | #define CPUID_EXT_EST (1U << 7) | |
589 | #define CPUID_EXT_TM2 (1U << 8) | |
590 | #define CPUID_EXT_SSSE3 (1U << 9) | |
591 | #define CPUID_EXT_CID (1U << 10) | |
592 | #define CPUID_EXT_FMA (1U << 12) | |
593 | #define CPUID_EXT_CX16 (1U << 13) | |
594 | #define CPUID_EXT_XTPR (1U << 14) | |
595 | #define CPUID_EXT_PDCM (1U << 15) | |
596 | #define CPUID_EXT_PCID (1U << 17) | |
597 | #define CPUID_EXT_DCA (1U << 18) | |
598 | #define CPUID_EXT_SSE41 (1U << 19) | |
599 | #define CPUID_EXT_SSE42 (1U << 20) | |
600 | #define CPUID_EXT_X2APIC (1U << 21) | |
601 | #define CPUID_EXT_MOVBE (1U << 22) | |
602 | #define CPUID_EXT_POPCNT (1U << 23) | |
603 | #define CPUID_EXT_TSC_DEADLINE_TIMER (1U << 24) | |
604 | #define CPUID_EXT_AES (1U << 25) | |
605 | #define CPUID_EXT_XSAVE (1U << 26) | |
606 | #define CPUID_EXT_OSXSAVE (1U << 27) | |
607 | #define CPUID_EXT_AVX (1U << 28) | |
608 | #define CPUID_EXT_F16C (1U << 29) | |
609 | #define CPUID_EXT_RDRAND (1U << 30) | |
610 | #define CPUID_EXT_HYPERVISOR (1U << 31) | |
611 | ||
612 | #define CPUID_EXT2_FPU (1U << 0) | |
613 | #define CPUID_EXT2_VME (1U << 1) | |
614 | #define CPUID_EXT2_DE (1U << 2) | |
615 | #define CPUID_EXT2_PSE (1U << 3) | |
616 | #define CPUID_EXT2_TSC (1U << 4) | |
617 | #define CPUID_EXT2_MSR (1U << 5) | |
618 | #define CPUID_EXT2_PAE (1U << 6) | |
619 | #define CPUID_EXT2_MCE (1U << 7) | |
620 | #define CPUID_EXT2_CX8 (1U << 8) | |
621 | #define CPUID_EXT2_APIC (1U << 9) | |
622 | #define CPUID_EXT2_SYSCALL (1U << 11) | |
623 | #define CPUID_EXT2_MTRR (1U << 12) | |
624 | #define CPUID_EXT2_PGE (1U << 13) | |
625 | #define CPUID_EXT2_MCA (1U << 14) | |
626 | #define CPUID_EXT2_CMOV (1U << 15) | |
627 | #define CPUID_EXT2_PAT (1U << 16) | |
628 | #define CPUID_EXT2_PSE36 (1U << 17) | |
629 | #define CPUID_EXT2_MP (1U << 19) | |
630 | #define CPUID_EXT2_NX (1U << 20) | |
631 | #define CPUID_EXT2_MMXEXT (1U << 22) | |
632 | #define CPUID_EXT2_MMX (1U << 23) | |
633 | #define CPUID_EXT2_FXSR (1U << 24) | |
634 | #define CPUID_EXT2_FFXSR (1U << 25) | |
635 | #define CPUID_EXT2_PDPE1GB (1U << 26) | |
636 | #define CPUID_EXT2_RDTSCP (1U << 27) | |
637 | #define CPUID_EXT2_LM (1U << 29) | |
638 | #define CPUID_EXT2_3DNOWEXT (1U << 30) | |
639 | #define CPUID_EXT2_3DNOW (1U << 31) | |
9df217a3 | 640 | |
8fad4b44 EH |
641 | /* CPUID[8000_0001].EDX bits that are aliase of CPUID[1].EDX bits on AMD CPUs */ |
642 | #define CPUID_EXT2_AMD_ALIASES (CPUID_EXT2_FPU | CPUID_EXT2_VME | \ | |
643 | CPUID_EXT2_DE | CPUID_EXT2_PSE | \ | |
644 | CPUID_EXT2_TSC | CPUID_EXT2_MSR | \ | |
645 | CPUID_EXT2_PAE | CPUID_EXT2_MCE | \ | |
646 | CPUID_EXT2_CX8 | CPUID_EXT2_APIC | \ | |
647 | CPUID_EXT2_MTRR | CPUID_EXT2_PGE | \ | |
648 | CPUID_EXT2_MCA | CPUID_EXT2_CMOV | \ | |
649 | CPUID_EXT2_PAT | CPUID_EXT2_PSE36 | \ | |
650 | CPUID_EXT2_MMX | CPUID_EXT2_FXSR) | |
651 | ||
2cd49cbf PM |
652 | #define CPUID_EXT3_LAHF_LM (1U << 0) |
653 | #define CPUID_EXT3_CMP_LEG (1U << 1) | |
654 | #define CPUID_EXT3_SVM (1U << 2) | |
655 | #define CPUID_EXT3_EXTAPIC (1U << 3) | |
656 | #define CPUID_EXT3_CR8LEG (1U << 4) | |
657 | #define CPUID_EXT3_ABM (1U << 5) | |
658 | #define CPUID_EXT3_SSE4A (1U << 6) | |
659 | #define CPUID_EXT3_MISALIGNSSE (1U << 7) | |
660 | #define CPUID_EXT3_3DNOWPREFETCH (1U << 8) | |
661 | #define CPUID_EXT3_OSVW (1U << 9) | |
662 | #define CPUID_EXT3_IBS (1U << 10) | |
663 | #define CPUID_EXT3_XOP (1U << 11) | |
664 | #define CPUID_EXT3_SKINIT (1U << 12) | |
665 | #define CPUID_EXT3_WDT (1U << 13) | |
666 | #define CPUID_EXT3_LWP (1U << 15) | |
667 | #define CPUID_EXT3_FMA4 (1U << 16) | |
668 | #define CPUID_EXT3_TCE (1U << 17) | |
669 | #define CPUID_EXT3_NODEID (1U << 19) | |
670 | #define CPUID_EXT3_TBM (1U << 21) | |
671 | #define CPUID_EXT3_TOPOEXT (1U << 22) | |
672 | #define CPUID_EXT3_PERFCORE (1U << 23) | |
673 | #define CPUID_EXT3_PERFNB (1U << 24) | |
674 | ||
5447089c WH |
675 | #define CPUID_SVM_NPT (1U << 0) |
676 | #define CPUID_SVM_LBRV (1U << 1) | |
677 | #define CPUID_SVM_SVMLOCK (1U << 2) | |
678 | #define CPUID_SVM_NRIPSAVE (1U << 3) | |
679 | #define CPUID_SVM_TSCSCALE (1U << 4) | |
680 | #define CPUID_SVM_VMCBCLEAN (1U << 5) | |
681 | #define CPUID_SVM_FLUSHASID (1U << 6) | |
682 | #define CPUID_SVM_DECODEASSIST (1U << 7) | |
683 | #define CPUID_SVM_PAUSEFILTER (1U << 10) | |
684 | #define CPUID_SVM_PFTHRESHOLD (1U << 12) | |
685 | #define CPUID_SVM_AVIC (1U << 13) | |
686 | #define CPUID_SVM_V_VMSAVE_VMLOAD (1U << 15) | |
687 | #define CPUID_SVM_VGIF (1U << 16) | |
688 | #define CPUID_SVM_SVME_ADDR_CHK (1U << 28) | |
2cd49cbf | 689 | |
f2be0beb TX |
690 | /* Support RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE */ |
691 | #define CPUID_7_0_EBX_FSGSBASE (1U << 0) | |
692 | /* 1st Group of Advanced Bit Manipulation Extensions */ | |
693 | #define CPUID_7_0_EBX_BMI1 (1U << 3) | |
694 | /* Hardware Lock Elision */ | |
695 | #define CPUID_7_0_EBX_HLE (1U << 4) | |
696 | /* Intel Advanced Vector Extensions 2 */ | |
697 | #define CPUID_7_0_EBX_AVX2 (1U << 5) | |
698 | /* Supervisor-mode Execution Prevention */ | |
699 | #define CPUID_7_0_EBX_SMEP (1U << 7) | |
700 | /* 2nd Group of Advanced Bit Manipulation Extensions */ | |
701 | #define CPUID_7_0_EBX_BMI2 (1U << 8) | |
702 | /* Enhanced REP MOVSB/STOSB */ | |
703 | #define CPUID_7_0_EBX_ERMS (1U << 9) | |
704 | /* Invalidate Process-Context Identifier */ | |
705 | #define CPUID_7_0_EBX_INVPCID (1U << 10) | |
706 | /* Restricted Transactional Memory */ | |
707 | #define CPUID_7_0_EBX_RTM (1U << 11) | |
708 | /* Memory Protection Extension */ | |
709 | #define CPUID_7_0_EBX_MPX (1U << 14) | |
710 | /* AVX-512 Foundation */ | |
711 | #define CPUID_7_0_EBX_AVX512F (1U << 16) | |
712 | /* AVX-512 Doubleword & Quadword Instruction */ | |
713 | #define CPUID_7_0_EBX_AVX512DQ (1U << 17) | |
714 | /* Read Random SEED */ | |
715 | #define CPUID_7_0_EBX_RDSEED (1U << 18) | |
716 | /* ADCX and ADOX instructions */ | |
717 | #define CPUID_7_0_EBX_ADX (1U << 19) | |
718 | /* Supervisor Mode Access Prevention */ | |
719 | #define CPUID_7_0_EBX_SMAP (1U << 20) | |
720 | /* AVX-512 Integer Fused Multiply Add */ | |
721 | #define CPUID_7_0_EBX_AVX512IFMA (1U << 21) | |
722 | /* Persistent Commit */ | |
723 | #define CPUID_7_0_EBX_PCOMMIT (1U << 22) | |
724 | /* Flush a Cache Line Optimized */ | |
725 | #define CPUID_7_0_EBX_CLFLUSHOPT (1U << 23) | |
726 | /* Cache Line Write Back */ | |
727 | #define CPUID_7_0_EBX_CLWB (1U << 24) | |
728 | /* Intel Processor Trace */ | |
729 | #define CPUID_7_0_EBX_INTEL_PT (1U << 25) | |
730 | /* AVX-512 Prefetch */ | |
731 | #define CPUID_7_0_EBX_AVX512PF (1U << 26) | |
732 | /* AVX-512 Exponential and Reciprocal */ | |
733 | #define CPUID_7_0_EBX_AVX512ER (1U << 27) | |
734 | /* AVX-512 Conflict Detection */ | |
735 | #define CPUID_7_0_EBX_AVX512CD (1U << 28) | |
736 | /* SHA1/SHA256 Instruction Extensions */ | |
737 | #define CPUID_7_0_EBX_SHA_NI (1U << 29) | |
738 | /* AVX-512 Byte and Word Instructions */ | |
739 | #define CPUID_7_0_EBX_AVX512BW (1U << 30) | |
740 | /* AVX-512 Vector Length Extensions */ | |
741 | #define CPUID_7_0_EBX_AVX512VL (1U << 31) | |
742 | ||
743 | /* AVX-512 Vector Byte Manipulation Instruction */ | |
e7694a5e | 744 | #define CPUID_7_0_ECX_AVX512_VBMI (1U << 1) |
f2be0beb TX |
745 | /* User-Mode Instruction Prevention */ |
746 | #define CPUID_7_0_ECX_UMIP (1U << 2) | |
747 | /* Protection Keys for User-mode Pages */ | |
748 | #define CPUID_7_0_ECX_PKU (1U << 3) | |
749 | /* OS Enable Protection Keys */ | |
750 | #define CPUID_7_0_ECX_OSPKE (1U << 4) | |
67192a29 TX |
751 | /* UMONITOR/UMWAIT/TPAUSE Instructions */ |
752 | #define CPUID_7_0_ECX_WAITPKG (1U << 5) | |
f2be0beb | 753 | /* Additional AVX-512 Vector Byte Manipulation Instruction */ |
e7694a5e | 754 | #define CPUID_7_0_ECX_AVX512_VBMI2 (1U << 6) |
f2be0beb TX |
755 | /* Galois Field New Instructions */ |
756 | #define CPUID_7_0_ECX_GFNI (1U << 8) | |
757 | /* Vector AES Instructions */ | |
758 | #define CPUID_7_0_ECX_VAES (1U << 9) | |
759 | /* Carry-Less Multiplication Quadword */ | |
760 | #define CPUID_7_0_ECX_VPCLMULQDQ (1U << 10) | |
761 | /* Vector Neural Network Instructions */ | |
762 | #define CPUID_7_0_ECX_AVX512VNNI (1U << 11) | |
763 | /* Support for VPOPCNT[B,W] and VPSHUFBITQMB */ | |
764 | #define CPUID_7_0_ECX_AVX512BITALG (1U << 12) | |
765 | /* POPCNT for vectors of DW/QW */ | |
766 | #define CPUID_7_0_ECX_AVX512_VPOPCNTDQ (1U << 14) | |
767 | /* 5-level Page Tables */ | |
768 | #define CPUID_7_0_ECX_LA57 (1U << 16) | |
769 | /* Read Processor ID */ | |
770 | #define CPUID_7_0_ECX_RDPID (1U << 22) | |
771 | /* Cache Line Demote Instruction */ | |
772 | #define CPUID_7_0_ECX_CLDEMOTE (1U << 25) | |
773 | /* Move Doubleword as Direct Store Instruction */ | |
774 | #define CPUID_7_0_ECX_MOVDIRI (1U << 27) | |
775 | /* Move 64 Bytes as Direct Store Instruction */ | |
776 | #define CPUID_7_0_ECX_MOVDIR64B (1U << 28) | |
e7e7bdab PB |
777 | /* Protection Keys for Supervisor-mode Pages */ |
778 | #define CPUID_7_0_ECX_PKS (1U << 31) | |
f2be0beb TX |
779 | |
780 | /* AVX512 Neural Network Instructions */ | |
781 | #define CPUID_7_0_EDX_AVX512_4VNNIW (1U << 2) | |
782 | /* AVX512 Multiply Accumulation Single Precision */ | |
783 | #define CPUID_7_0_EDX_AVX512_4FMAPS (1U << 3) | |
5cb287d2 CQ |
784 | /* Fast Short Rep Mov */ |
785 | #define CPUID_7_0_EDX_FSRM (1U << 4) | |
353f98c9 CZ |
786 | /* AVX512 Vector Pair Intersection to a Pair of Mask Registers */ |
787 | #define CPUID_7_0_EDX_AVX512_VP2INTERSECT (1U << 8) | |
5dd13f2a CZ |
788 | /* SERIALIZE instruction */ |
789 | #define CPUID_7_0_EDX_SERIALIZE (1U << 14) | |
b3c7344e CZ |
790 | /* TSX Suspend Load Address Tracking instruction */ |
791 | #define CPUID_7_0_EDX_TSX_LDTRK (1U << 16) | |
40399ecb CZ |
792 | /* AVX512_FP16 instruction */ |
793 | #define CPUID_7_0_EDX_AVX512_FP16 (1U << 23) | |
f2be0beb TX |
794 | /* Speculation Control */ |
795 | #define CPUID_7_0_EDX_SPEC_CTRL (1U << 26) | |
5af514d0 CZ |
796 | /* Single Thread Indirect Branch Predictors */ |
797 | #define CPUID_7_0_EDX_STIBP (1U << 27) | |
f2be0beb TX |
798 | /* Arch Capabilities */ |
799 | #define CPUID_7_0_EDX_ARCH_CAPABILITIES (1U << 29) | |
800 | /* Core Capability */ | |
801 | #define CPUID_7_0_EDX_CORE_CAPABILITY (1U << 30) | |
802 | /* Speculative Store Bypass Disable */ | |
803 | #define CPUID_7_0_EDX_SPEC_CTRL_SSBD (1U << 31) | |
804 | ||
805 | /* AVX512 BFloat16 Instruction */ | |
806 | #define CPUID_7_1_EAX_AVX512_BF16 (1U << 5) | |
807 | ||
d1615ea5 LK |
808 | /* Packets which contain IP payload have LIP values */ |
809 | #define CPUID_14_0_ECX_LIP (1U << 31) | |
810 | ||
f2be0beb TX |
811 | /* CLZERO instruction */ |
812 | #define CPUID_8000_0008_EBX_CLZERO (1U << 0) | |
813 | /* Always save/restore FP error pointers */ | |
814 | #define CPUID_8000_0008_EBX_XSAVEERPTR (1U << 2) | |
815 | /* Write back and do not invalidate cache */ | |
816 | #define CPUID_8000_0008_EBX_WBNOINVD (1U << 9) | |
817 | /* Indirect Branch Prediction Barrier */ | |
818 | #define CPUID_8000_0008_EBX_IBPB (1U << 12) | |
143c30d4 MB |
819 | /* Single Thread Indirect Branch Predictors */ |
820 | #define CPUID_8000_0008_EBX_STIBP (1U << 15) | |
1b3420e1 | 821 | |
0bb0b2d2 PB |
822 | #define CPUID_XSAVE_XSAVEOPT (1U << 0) |
823 | #define CPUID_XSAVE_XSAVEC (1U << 1) | |
824 | #define CPUID_XSAVE_XGETBV1 (1U << 2) | |
825 | #define CPUID_XSAVE_XSAVES (1U << 3) | |
826 | ||
28b8e4d0 JK |
827 | #define CPUID_6_EAX_ARAT (1U << 2) |
828 | ||
303752a9 MT |
829 | /* CPUID[0x80000007].EDX flags: */ |
830 | #define CPUID_APM_INVTSC (1U << 8) | |
831 | ||
9df694ee IM |
832 | #define CPUID_VENDOR_SZ 12 |
833 | ||
c5096daf AZ |
834 | #define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */ |
835 | #define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */ | |
836 | #define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */ | |
99b88a17 | 837 | #define CPUID_VENDOR_INTEL "GenuineIntel" |
c5096daf AZ |
838 | |
839 | #define CPUID_VENDOR_AMD_1 0x68747541 /* "Auth" */ | |
b3baa152 | 840 | #define CPUID_VENDOR_AMD_2 0x69746e65 /* "enti" */ |
c5096daf | 841 | #define CPUID_VENDOR_AMD_3 0x444d4163 /* "cAMD" */ |
99b88a17 | 842 | #define CPUID_VENDOR_AMD "AuthenticAMD" |
c5096daf | 843 | |
99b88a17 | 844 | #define CPUID_VENDOR_VIA "CentaurHauls" |
b3baa152 | 845 | |
8d031cec PW |
846 | #define CPUID_VENDOR_HYGON "HygonGenuine" |
847 | ||
18ab37ba LA |
848 | #define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \ |
849 | (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \ | |
850 | (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3) | |
851 | #define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \ | |
852 | (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \ | |
853 | (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3) | |
854 | ||
2cd49cbf PM |
855 | #define CPUID_MWAIT_IBE (1U << 1) /* Interrupts can exit capability */ |
856 | #define CPUID_MWAIT_EMX (1U << 0) /* enumeration supported */ | |
e737b32a | 857 | |
5232d00a RK |
858 | /* CPUID[0xB].ECX level types */ |
859 | #define CPUID_TOPOLOGY_LEVEL_INVALID (0U << 8) | |
860 | #define CPUID_TOPOLOGY_LEVEL_SMT (1U << 8) | |
861 | #define CPUID_TOPOLOGY_LEVEL_CORE (2U << 8) | |
a94e1428 | 862 | #define CPUID_TOPOLOGY_LEVEL_DIE (5U << 8) |
5232d00a | 863 | |
d86f9636 | 864 | /* MSR Feature Bits */ |
6c997b4a XL |
865 | #define MSR_ARCH_CAP_RDCL_NO (1U << 0) |
866 | #define MSR_ARCH_CAP_IBRS_ALL (1U << 1) | |
867 | #define MSR_ARCH_CAP_RSBA (1U << 2) | |
d86f9636 | 868 | #define MSR_ARCH_CAP_SKIP_L1DFL_VMENTRY (1U << 3) |
6c997b4a XL |
869 | #define MSR_ARCH_CAP_SSB_NO (1U << 4) |
870 | #define MSR_ARCH_CAP_MDS_NO (1U << 5) | |
871 | #define MSR_ARCH_CAP_PSCHANGE_MC_NO (1U << 6) | |
872 | #define MSR_ARCH_CAP_TSX_CTRL_MSR (1U << 7) | |
873 | #define MSR_ARCH_CAP_TAA_NO (1U << 8) | |
d86f9636 | 874 | |
597360c0 XL |
875 | #define MSR_CORE_CAP_SPLIT_LOCK_DETECT (1U << 5) |
876 | ||
704798ad PB |
877 | /* VMX MSR features */ |
878 | #define MSR_VMX_BASIC_VMCS_REVISION_MASK 0x7FFFFFFFull | |
879 | #define MSR_VMX_BASIC_VMXON_REGION_SIZE_MASK (0x00001FFFull << 32) | |
880 | #define MSR_VMX_BASIC_VMCS_MEM_TYPE_MASK (0x003C0000ull << 32) | |
881 | #define MSR_VMX_BASIC_DUAL_MONITOR (1ULL << 49) | |
882 | #define MSR_VMX_BASIC_INS_OUTS (1ULL << 54) | |
883 | #define MSR_VMX_BASIC_TRUE_CTLS (1ULL << 55) | |
884 | ||
885 | #define MSR_VMX_MISC_PREEMPTION_TIMER_SHIFT_MASK 0x1Full | |
886 | #define MSR_VMX_MISC_STORE_LMA (1ULL << 5) | |
887 | #define MSR_VMX_MISC_ACTIVITY_HLT (1ULL << 6) | |
888 | #define MSR_VMX_MISC_ACTIVITY_SHUTDOWN (1ULL << 7) | |
889 | #define MSR_VMX_MISC_ACTIVITY_WAIT_SIPI (1ULL << 8) | |
890 | #define MSR_VMX_MISC_MAX_MSR_LIST_SIZE_MASK 0x0E000000ull | |
891 | #define MSR_VMX_MISC_VMWRITE_VMEXIT (1ULL << 29) | |
892 | #define MSR_VMX_MISC_ZERO_LEN_INJECT (1ULL << 30) | |
893 | ||
894 | #define MSR_VMX_EPT_EXECONLY (1ULL << 0) | |
895 | #define MSR_VMX_EPT_PAGE_WALK_LENGTH_4 (1ULL << 6) | |
896 | #define MSR_VMX_EPT_PAGE_WALK_LENGTH_5 (1ULL << 7) | |
897 | #define MSR_VMX_EPT_UC (1ULL << 8) | |
898 | #define MSR_VMX_EPT_WB (1ULL << 14) | |
899 | #define MSR_VMX_EPT_2MB (1ULL << 16) | |
900 | #define MSR_VMX_EPT_1GB (1ULL << 17) | |
901 | #define MSR_VMX_EPT_INVEPT (1ULL << 20) | |
902 | #define MSR_VMX_EPT_AD_BITS (1ULL << 21) | |
903 | #define MSR_VMX_EPT_ADVANCED_VMEXIT_INFO (1ULL << 22) | |
904 | #define MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT (1ULL << 25) | |
905 | #define MSR_VMX_EPT_INVEPT_ALL_CONTEXT (1ULL << 26) | |
906 | #define MSR_VMX_EPT_INVVPID (1ULL << 32) | |
907 | #define MSR_VMX_EPT_INVVPID_SINGLE_ADDR (1ULL << 40) | |
908 | #define MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT (1ULL << 41) | |
909 | #define MSR_VMX_EPT_INVVPID_ALL_CONTEXT (1ULL << 42) | |
910 | #define MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS (1ULL << 43) | |
911 | ||
912 | #define MSR_VMX_VMFUNC_EPT_SWITCHING (1ULL << 0) | |
913 | ||
914 | ||
915 | /* VMX controls */ | |
916 | #define VMX_CPU_BASED_VIRTUAL_INTR_PENDING 0x00000004 | |
917 | #define VMX_CPU_BASED_USE_TSC_OFFSETING 0x00000008 | |
918 | #define VMX_CPU_BASED_HLT_EXITING 0x00000080 | |
919 | #define VMX_CPU_BASED_INVLPG_EXITING 0x00000200 | |
920 | #define VMX_CPU_BASED_MWAIT_EXITING 0x00000400 | |
921 | #define VMX_CPU_BASED_RDPMC_EXITING 0x00000800 | |
922 | #define VMX_CPU_BASED_RDTSC_EXITING 0x00001000 | |
923 | #define VMX_CPU_BASED_CR3_LOAD_EXITING 0x00008000 | |
924 | #define VMX_CPU_BASED_CR3_STORE_EXITING 0x00010000 | |
925 | #define VMX_CPU_BASED_CR8_LOAD_EXITING 0x00080000 | |
926 | #define VMX_CPU_BASED_CR8_STORE_EXITING 0x00100000 | |
927 | #define VMX_CPU_BASED_TPR_SHADOW 0x00200000 | |
928 | #define VMX_CPU_BASED_VIRTUAL_NMI_PENDING 0x00400000 | |
929 | #define VMX_CPU_BASED_MOV_DR_EXITING 0x00800000 | |
930 | #define VMX_CPU_BASED_UNCOND_IO_EXITING 0x01000000 | |
931 | #define VMX_CPU_BASED_USE_IO_BITMAPS 0x02000000 | |
932 | #define VMX_CPU_BASED_MONITOR_TRAP_FLAG 0x08000000 | |
933 | #define VMX_CPU_BASED_USE_MSR_BITMAPS 0x10000000 | |
934 | #define VMX_CPU_BASED_MONITOR_EXITING 0x20000000 | |
935 | #define VMX_CPU_BASED_PAUSE_EXITING 0x40000000 | |
936 | #define VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS 0x80000000 | |
937 | ||
938 | #define VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES 0x00000001 | |
939 | #define VMX_SECONDARY_EXEC_ENABLE_EPT 0x00000002 | |
940 | #define VMX_SECONDARY_EXEC_DESC 0x00000004 | |
941 | #define VMX_SECONDARY_EXEC_RDTSCP 0x00000008 | |
942 | #define VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE 0x00000010 | |
943 | #define VMX_SECONDARY_EXEC_ENABLE_VPID 0x00000020 | |
944 | #define VMX_SECONDARY_EXEC_WBINVD_EXITING 0x00000040 | |
945 | #define VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST 0x00000080 | |
946 | #define VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT 0x00000100 | |
947 | #define VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY 0x00000200 | |
948 | #define VMX_SECONDARY_EXEC_PAUSE_LOOP_EXITING 0x00000400 | |
949 | #define VMX_SECONDARY_EXEC_RDRAND_EXITING 0x00000800 | |
950 | #define VMX_SECONDARY_EXEC_ENABLE_INVPCID 0x00001000 | |
951 | #define VMX_SECONDARY_EXEC_ENABLE_VMFUNC 0x00002000 | |
952 | #define VMX_SECONDARY_EXEC_SHADOW_VMCS 0x00004000 | |
953 | #define VMX_SECONDARY_EXEC_ENCLS_EXITING 0x00008000 | |
954 | #define VMX_SECONDARY_EXEC_RDSEED_EXITING 0x00010000 | |
955 | #define VMX_SECONDARY_EXEC_ENABLE_PML 0x00020000 | |
956 | #define VMX_SECONDARY_EXEC_XSAVES 0x00100000 | |
957 | ||
958 | #define VMX_PIN_BASED_EXT_INTR_MASK 0x00000001 | |
959 | #define VMX_PIN_BASED_NMI_EXITING 0x00000008 | |
960 | #define VMX_PIN_BASED_VIRTUAL_NMIS 0x00000020 | |
961 | #define VMX_PIN_BASED_VMX_PREEMPTION_TIMER 0x00000040 | |
962 | #define VMX_PIN_BASED_POSTED_INTR 0x00000080 | |
963 | ||
964 | #define VMX_VM_EXIT_SAVE_DEBUG_CONTROLS 0x00000004 | |
965 | #define VMX_VM_EXIT_HOST_ADDR_SPACE_SIZE 0x00000200 | |
966 | #define VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL 0x00001000 | |
967 | #define VMX_VM_EXIT_ACK_INTR_ON_EXIT 0x00008000 | |
968 | #define VMX_VM_EXIT_SAVE_IA32_PAT 0x00040000 | |
969 | #define VMX_VM_EXIT_LOAD_IA32_PAT 0x00080000 | |
970 | #define VMX_VM_EXIT_SAVE_IA32_EFER 0x00100000 | |
971 | #define VMX_VM_EXIT_LOAD_IA32_EFER 0x00200000 | |
972 | #define VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER 0x00400000 | |
973 | #define VMX_VM_EXIT_CLEAR_BNDCFGS 0x00800000 | |
974 | #define VMX_VM_EXIT_PT_CONCEAL_PIP 0x01000000 | |
975 | #define VMX_VM_EXIT_CLEAR_IA32_RTIT_CTL 0x02000000 | |
976 | ||
977 | #define VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS 0x00000004 | |
978 | #define VMX_VM_ENTRY_IA32E_MODE 0x00000200 | |
979 | #define VMX_VM_ENTRY_SMM 0x00000400 | |
980 | #define VMX_VM_ENTRY_DEACT_DUAL_MONITOR 0x00000800 | |
981 | #define VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL 0x00002000 | |
982 | #define VMX_VM_ENTRY_LOAD_IA32_PAT 0x00004000 | |
983 | #define VMX_VM_ENTRY_LOAD_IA32_EFER 0x00008000 | |
984 | #define VMX_VM_ENTRY_LOAD_BNDCFGS 0x00010000 | |
985 | #define VMX_VM_ENTRY_PT_CONCEAL_PIP 0x00020000 | |
986 | #define VMX_VM_ENTRY_LOAD_IA32_RTIT_CTL 0x00040000 | |
987 | ||
2d384d7c VK |
988 | /* Supported Hyper-V Enlightenments */ |
989 | #define HYPERV_FEAT_RELAXED 0 | |
990 | #define HYPERV_FEAT_VAPIC 1 | |
991 | #define HYPERV_FEAT_TIME 2 | |
992 | #define HYPERV_FEAT_CRASH 3 | |
993 | #define HYPERV_FEAT_RESET 4 | |
994 | #define HYPERV_FEAT_VPINDEX 5 | |
995 | #define HYPERV_FEAT_RUNTIME 6 | |
996 | #define HYPERV_FEAT_SYNIC 7 | |
997 | #define HYPERV_FEAT_STIMER 8 | |
998 | #define HYPERV_FEAT_FREQUENCIES 9 | |
999 | #define HYPERV_FEAT_REENLIGHTENMENT 10 | |
1000 | #define HYPERV_FEAT_TLBFLUSH 11 | |
1001 | #define HYPERV_FEAT_EVMCS 12 | |
1002 | #define HYPERV_FEAT_IPI 13 | |
128531d9 | 1003 | #define HYPERV_FEAT_STIMER_DIRECT 14 |
2d384d7c | 1004 | |
f701c082 VK |
1005 | #ifndef HYPERV_SPINLOCK_NEVER_NOTIFY |
1006 | #define HYPERV_SPINLOCK_NEVER_NOTIFY 0xFFFFFFFF | |
92067bf4 IM |
1007 | #endif |
1008 | ||
2c0262af | 1009 | #define EXCP00_DIVZ 0 |
01df040b | 1010 | #define EXCP01_DB 1 |
2c0262af FB |
1011 | #define EXCP02_NMI 2 |
1012 | #define EXCP03_INT3 3 | |
1013 | #define EXCP04_INTO 4 | |
1014 | #define EXCP05_BOUND 5 | |
1015 | #define EXCP06_ILLOP 6 | |
1016 | #define EXCP07_PREX 7 | |
1017 | #define EXCP08_DBLE 8 | |
1018 | #define EXCP09_XERR 9 | |
1019 | #define EXCP0A_TSS 10 | |
1020 | #define EXCP0B_NOSEG 11 | |
1021 | #define EXCP0C_STACK 12 | |
1022 | #define EXCP0D_GPF 13 | |
1023 | #define EXCP0E_PAGE 14 | |
1024 | #define EXCP10_COPR 16 | |
1025 | #define EXCP11_ALGN 17 | |
1026 | #define EXCP12_MCHK 18 | |
1027 | ||
62846089 RH |
1028 | #define EXCP_VMEXIT 0x100 /* only for system emulation */ |
1029 | #define EXCP_SYSCALL 0x101 /* only for user emulation */ | |
b26491b4 | 1030 | #define EXCP_VSYSCALL 0x102 /* only for user emulation */ |
d2fd1af7 | 1031 | |
00a152b4 | 1032 | /* i386-specific interrupt pending bits. */ |
5d62c43a | 1033 | #define CPU_INTERRUPT_POLL CPU_INTERRUPT_TGT_EXT_1 |
00a152b4 | 1034 | #define CPU_INTERRUPT_SMI CPU_INTERRUPT_TGT_EXT_2 |
85097db6 | 1035 | #define CPU_INTERRUPT_NMI CPU_INTERRUPT_TGT_EXT_3 |
00a152b4 RH |
1036 | #define CPU_INTERRUPT_MCE CPU_INTERRUPT_TGT_EXT_4 |
1037 | #define CPU_INTERRUPT_VIRQ CPU_INTERRUPT_TGT_INT_0 | |
4a92a558 PB |
1038 | #define CPU_INTERRUPT_SIPI CPU_INTERRUPT_TGT_INT_1 |
1039 | #define CPU_INTERRUPT_TPR CPU_INTERRUPT_TGT_INT_2 | |
00a152b4 | 1040 | |
4a92a558 PB |
1041 | /* Use a clearer name for this. */ |
1042 | #define CPU_INTERRUPT_INIT CPU_INTERRUPT_RESET | |
00a152b4 | 1043 | |
c3ce5a23 PB |
1044 | /* Instead of computing the condition codes after each x86 instruction, |
1045 | * QEMU just stores one operand (called CC_SRC), the result | |
1046 | * (called CC_DST) and the type of operation (called CC_OP). When the | |
1047 | * condition codes are needed, the condition codes can be calculated | |
1048 | * using this information. Condition codes are not generated if they | |
1049 | * are only needed for conditional branches. | |
1050 | */ | |
fee71888 | 1051 | typedef enum { |
2c0262af | 1052 | CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */ |
1235fc06 | 1053 | CC_OP_EFLAGS, /* all cc are explicitly computed, CC_SRC = flags */ |
d36cd60e FB |
1054 | |
1055 | CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */ | |
1056 | CC_OP_MULW, | |
1057 | CC_OP_MULL, | |
14ce26e7 | 1058 | CC_OP_MULQ, |
2c0262af FB |
1059 | |
1060 | CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1061 | CC_OP_ADDW, | |
1062 | CC_OP_ADDL, | |
14ce26e7 | 1063 | CC_OP_ADDQ, |
2c0262af FB |
1064 | |
1065 | CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1066 | CC_OP_ADCW, | |
1067 | CC_OP_ADCL, | |
14ce26e7 | 1068 | CC_OP_ADCQ, |
2c0262af FB |
1069 | |
1070 | CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1071 | CC_OP_SUBW, | |
1072 | CC_OP_SUBL, | |
14ce26e7 | 1073 | CC_OP_SUBQ, |
2c0262af FB |
1074 | |
1075 | CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1076 | CC_OP_SBBW, | |
1077 | CC_OP_SBBL, | |
14ce26e7 | 1078 | CC_OP_SBBQ, |
2c0262af FB |
1079 | |
1080 | CC_OP_LOGICB, /* modify all flags, CC_DST = res */ | |
1081 | CC_OP_LOGICW, | |
1082 | CC_OP_LOGICL, | |
14ce26e7 | 1083 | CC_OP_LOGICQ, |
2c0262af FB |
1084 | |
1085 | CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */ | |
1086 | CC_OP_INCW, | |
1087 | CC_OP_INCL, | |
14ce26e7 | 1088 | CC_OP_INCQ, |
2c0262af FB |
1089 | |
1090 | CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */ | |
1091 | CC_OP_DECW, | |
1092 | CC_OP_DECL, | |
14ce26e7 | 1093 | CC_OP_DECQ, |
2c0262af | 1094 | |
6b652794 | 1095 | CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */ |
2c0262af FB |
1096 | CC_OP_SHLW, |
1097 | CC_OP_SHLL, | |
14ce26e7 | 1098 | CC_OP_SHLQ, |
2c0262af FB |
1099 | |
1100 | CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */ | |
1101 | CC_OP_SARW, | |
1102 | CC_OP_SARL, | |
14ce26e7 | 1103 | CC_OP_SARQ, |
2c0262af | 1104 | |
bc4b43dc RH |
1105 | CC_OP_BMILGB, /* Z,S via CC_DST, C = SRC==0; O=0; P,A undefined */ |
1106 | CC_OP_BMILGW, | |
1107 | CC_OP_BMILGL, | |
1108 | CC_OP_BMILGQ, | |
1109 | ||
cd7f97ca RH |
1110 | CC_OP_ADCX, /* CC_DST = C, CC_SRC = rest. */ |
1111 | CC_OP_ADOX, /* CC_DST = O, CC_SRC = rest. */ | |
1112 | CC_OP_ADCOX, /* CC_DST = C, CC_SRC2 = O, CC_SRC = rest. */ | |
1113 | ||
436ff2d2 | 1114 | CC_OP_CLR, /* Z set, all other flags clear. */ |
4885c3c4 | 1115 | CC_OP_POPCNT, /* Z via CC_SRC, all other flags clear. */ |
436ff2d2 | 1116 | |
2c0262af | 1117 | CC_OP_NB, |
fee71888 | 1118 | } CCOp; |
2c0262af | 1119 | |
2c0262af FB |
1120 | typedef struct SegmentCache { |
1121 | uint32_t selector; | |
14ce26e7 | 1122 | target_ulong base; |
2c0262af FB |
1123 | uint32_t limit; |
1124 | uint32_t flags; | |
1125 | } SegmentCache; | |
1126 | ||
f23a9db6 EH |
1127 | #define MMREG_UNION(n, bits) \ |
1128 | union n { \ | |
1129 | uint8_t _b_##n[(bits)/8]; \ | |
1130 | uint16_t _w_##n[(bits)/16]; \ | |
1131 | uint32_t _l_##n[(bits)/32]; \ | |
1132 | uint64_t _q_##n[(bits)/64]; \ | |
1133 | float32 _s_##n[(bits)/32]; \ | |
1134 | float64 _d_##n[(bits)/64]; \ | |
31d414d6 EH |
1135 | } |
1136 | ||
c97d6d2c SAGDR |
1137 | typedef union { |
1138 | uint8_t _b[16]; | |
1139 | uint16_t _w[8]; | |
1140 | uint32_t _l[4]; | |
1141 | uint64_t _q[2]; | |
1142 | } XMMReg; | |
1143 | ||
1144 | typedef union { | |
1145 | uint8_t _b[32]; | |
1146 | uint16_t _w[16]; | |
1147 | uint32_t _l[8]; | |
1148 | uint64_t _q[4]; | |
1149 | } YMMReg; | |
1150 | ||
f23a9db6 EH |
1151 | typedef MMREG_UNION(ZMMReg, 512) ZMMReg; |
1152 | typedef MMREG_UNION(MMXReg, 64) MMXReg; | |
826461bb | 1153 | |
79e9ebeb LJ |
1154 | typedef struct BNDReg { |
1155 | uint64_t lb; | |
1156 | uint64_t ub; | |
1157 | } BNDReg; | |
1158 | ||
1159 | typedef struct BNDCSReg { | |
1160 | uint64_t cfgu; | |
1161 | uint64_t sts; | |
1162 | } BNDCSReg; | |
1163 | ||
f4f1110e RH |
1164 | #define BNDCFG_ENABLE 1ULL |
1165 | #define BNDCFG_BNDPRESERVE 2ULL | |
1166 | #define BNDCFG_BDIR_MASK TARGET_PAGE_MASK | |
1167 | ||
e2542fe2 | 1168 | #ifdef HOST_WORDS_BIGENDIAN |
f23a9db6 EH |
1169 | #define ZMM_B(n) _b_ZMMReg[63 - (n)] |
1170 | #define ZMM_W(n) _w_ZMMReg[31 - (n)] | |
1171 | #define ZMM_L(n) _l_ZMMReg[15 - (n)] | |
1172 | #define ZMM_S(n) _s_ZMMReg[15 - (n)] | |
1173 | #define ZMM_Q(n) _q_ZMMReg[7 - (n)] | |
1174 | #define ZMM_D(n) _d_ZMMReg[7 - (n)] | |
1175 | ||
1176 | #define MMX_B(n) _b_MMXReg[7 - (n)] | |
1177 | #define MMX_W(n) _w_MMXReg[3 - (n)] | |
1178 | #define MMX_L(n) _l_MMXReg[1 - (n)] | |
1179 | #define MMX_S(n) _s_MMXReg[1 - (n)] | |
826461bb | 1180 | #else |
f23a9db6 EH |
1181 | #define ZMM_B(n) _b_ZMMReg[n] |
1182 | #define ZMM_W(n) _w_ZMMReg[n] | |
1183 | #define ZMM_L(n) _l_ZMMReg[n] | |
1184 | #define ZMM_S(n) _s_ZMMReg[n] | |
1185 | #define ZMM_Q(n) _q_ZMMReg[n] | |
1186 | #define ZMM_D(n) _d_ZMMReg[n] | |
1187 | ||
1188 | #define MMX_B(n) _b_MMXReg[n] | |
1189 | #define MMX_W(n) _w_MMXReg[n] | |
1190 | #define MMX_L(n) _l_MMXReg[n] | |
1191 | #define MMX_S(n) _s_MMXReg[n] | |
826461bb | 1192 | #endif |
f23a9db6 | 1193 | #define MMX_Q(n) _q_MMXReg[n] |
826461bb | 1194 | |
acc68836 | 1195 | typedef union { |
c31da136 | 1196 | floatx80 d __attribute__((aligned(16))); |
acc68836 JQ |
1197 | MMXReg mmx; |
1198 | } FPReg; | |
1199 | ||
c1a54d57 JQ |
1200 | typedef struct { |
1201 | uint64_t base; | |
1202 | uint64_t mask; | |
1203 | } MTRRVar; | |
1204 | ||
5f30fa18 JK |
1205 | #define CPU_NB_REGS64 16 |
1206 | #define CPU_NB_REGS32 8 | |
1207 | ||
14ce26e7 | 1208 | #ifdef TARGET_X86_64 |
5f30fa18 | 1209 | #define CPU_NB_REGS CPU_NB_REGS64 |
14ce26e7 | 1210 | #else |
5f30fa18 | 1211 | #define CPU_NB_REGS CPU_NB_REGS32 |
14ce26e7 FB |
1212 | #endif |
1213 | ||
0d894367 PB |
1214 | #define MAX_FIXED_COUNTERS 3 |
1215 | #define MAX_GP_COUNTERS (MSR_IA32_PERF_STATUS - MSR_P6_EVNTSEL0) | |
1216 | ||
2066d095 | 1217 | #define TARGET_INSN_START_EXTRA_WORDS 1 |
6ebbf390 | 1218 | |
9aecd6f8 CP |
1219 | #define NB_OPMASK_REGS 8 |
1220 | ||
d9c84f19 IM |
1221 | /* CPU can't have 0xFFFFFFFF APIC ID, use that value to distinguish |
1222 | * that APIC ID hasn't been set yet | |
1223 | */ | |
1224 | #define UNASSIGNED_APIC_ID 0xFFFFFFFF | |
1225 | ||
b503717d EH |
1226 | typedef union X86LegacyXSaveArea { |
1227 | struct { | |
1228 | uint16_t fcw; | |
1229 | uint16_t fsw; | |
1230 | uint8_t ftw; | |
1231 | uint8_t reserved; | |
1232 | uint16_t fpop; | |
1233 | uint64_t fpip; | |
1234 | uint64_t fpdp; | |
1235 | uint32_t mxcsr; | |
1236 | uint32_t mxcsr_mask; | |
1237 | FPReg fpregs[8]; | |
1238 | uint8_t xmm_regs[16][16]; | |
1239 | }; | |
1240 | uint8_t data[512]; | |
1241 | } X86LegacyXSaveArea; | |
1242 | ||
1243 | typedef struct X86XSaveHeader { | |
1244 | uint64_t xstate_bv; | |
1245 | uint64_t xcomp_bv; | |
3f32bd21 RH |
1246 | uint64_t reserve0; |
1247 | uint8_t reserved[40]; | |
b503717d EH |
1248 | } X86XSaveHeader; |
1249 | ||
1250 | /* Ext. save area 2: AVX State */ | |
1251 | typedef struct XSaveAVX { | |
1252 | uint8_t ymmh[16][16]; | |
1253 | } XSaveAVX; | |
1254 | ||
1255 | /* Ext. save area 3: BNDREG */ | |
1256 | typedef struct XSaveBNDREG { | |
1257 | BNDReg bnd_regs[4]; | |
1258 | } XSaveBNDREG; | |
1259 | ||
1260 | /* Ext. save area 4: BNDCSR */ | |
1261 | typedef union XSaveBNDCSR { | |
1262 | BNDCSReg bndcsr; | |
1263 | uint8_t data[64]; | |
1264 | } XSaveBNDCSR; | |
1265 | ||
1266 | /* Ext. save area 5: Opmask */ | |
1267 | typedef struct XSaveOpmask { | |
1268 | uint64_t opmask_regs[NB_OPMASK_REGS]; | |
1269 | } XSaveOpmask; | |
1270 | ||
1271 | /* Ext. save area 6: ZMM_Hi256 */ | |
1272 | typedef struct XSaveZMM_Hi256 { | |
1273 | uint8_t zmm_hi256[16][32]; | |
1274 | } XSaveZMM_Hi256; | |
1275 | ||
1276 | /* Ext. save area 7: Hi16_ZMM */ | |
1277 | typedef struct XSaveHi16_ZMM { | |
1278 | uint8_t hi16_zmm[16][64]; | |
1279 | } XSaveHi16_ZMM; | |
1280 | ||
1281 | /* Ext. save area 9: PKRU state */ | |
1282 | typedef struct XSavePKRU { | |
1283 | uint32_t pkru; | |
1284 | uint32_t padding; | |
1285 | } XSavePKRU; | |
1286 | ||
1287 | typedef struct X86XSaveArea { | |
1288 | X86LegacyXSaveArea legacy; | |
1289 | X86XSaveHeader header; | |
1290 | ||
1291 | /* Extended save areas: */ | |
1292 | ||
1293 | /* AVX State: */ | |
1294 | XSaveAVX avx_state; | |
1295 | uint8_t padding[960 - 576 - sizeof(XSaveAVX)]; | |
1296 | /* MPX State: */ | |
1297 | XSaveBNDREG bndreg_state; | |
1298 | XSaveBNDCSR bndcsr_state; | |
1299 | /* AVX-512 State: */ | |
1300 | XSaveOpmask opmask_state; | |
1301 | XSaveZMM_Hi256 zmm_hi256_state; | |
1302 | XSaveHi16_ZMM hi16_zmm_state; | |
1303 | /* PKRU State: */ | |
1304 | XSavePKRU pkru_state; | |
1305 | } X86XSaveArea; | |
1306 | ||
1307 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, avx_state) != 0x240); | |
1308 | QEMU_BUILD_BUG_ON(sizeof(XSaveAVX) != 0x100); | |
1309 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, bndreg_state) != 0x3c0); | |
1310 | QEMU_BUILD_BUG_ON(sizeof(XSaveBNDREG) != 0x40); | |
1311 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, bndcsr_state) != 0x400); | |
1312 | QEMU_BUILD_BUG_ON(sizeof(XSaveBNDCSR) != 0x40); | |
1313 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, opmask_state) != 0x440); | |
1314 | QEMU_BUILD_BUG_ON(sizeof(XSaveOpmask) != 0x40); | |
1315 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, zmm_hi256_state) != 0x480); | |
1316 | QEMU_BUILD_BUG_ON(sizeof(XSaveZMM_Hi256) != 0x200); | |
1317 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, hi16_zmm_state) != 0x680); | |
1318 | QEMU_BUILD_BUG_ON(sizeof(XSaveHi16_ZMM) != 0x400); | |
1319 | QEMU_BUILD_BUG_ON(offsetof(X86XSaveArea, pkru_state) != 0xA80); | |
1320 | QEMU_BUILD_BUG_ON(sizeof(XSavePKRU) != 0x8); | |
1321 | ||
d362e757 JK |
1322 | typedef enum TPRAccess { |
1323 | TPR_ACCESS_READ, | |
1324 | TPR_ACCESS_WRITE, | |
1325 | } TPRAccess; | |
1326 | ||
7e3482f8 EH |
1327 | /* Cache information data structures: */ |
1328 | ||
1329 | enum CacheType { | |
5f00335a EH |
1330 | DATA_CACHE, |
1331 | INSTRUCTION_CACHE, | |
7e3482f8 EH |
1332 | UNIFIED_CACHE |
1333 | }; | |
1334 | ||
1335 | typedef struct CPUCacheInfo { | |
1336 | enum CacheType type; | |
1337 | uint8_t level; | |
1338 | /* Size in bytes */ | |
1339 | uint32_t size; | |
1340 | /* Line size, in bytes */ | |
1341 | uint16_t line_size; | |
1342 | /* | |
1343 | * Associativity. | |
1344 | * Note: representation of fully-associative caches is not implemented | |
1345 | */ | |
1346 | uint8_t associativity; | |
1347 | /* Physical line partitions. CPUID[0x8000001D].EBX, CPUID[4].EBX */ | |
1348 | uint8_t partitions; | |
1349 | /* Number of sets. CPUID[0x8000001D].ECX, CPUID[4].ECX */ | |
1350 | uint32_t sets; | |
1351 | /* | |
1352 | * Lines per tag. | |
1353 | * AMD-specific: CPUID[0x80000005], CPUID[0x80000006]. | |
1354 | * (Is this synonym to @partitions?) | |
1355 | */ | |
1356 | uint8_t lines_per_tag; | |
1357 | ||
1358 | /* Self-initializing cache */ | |
1359 | bool self_init; | |
1360 | /* | |
1361 | * WBINVD/INVD is not guaranteed to act upon lower level caches of | |
1362 | * non-originating threads sharing this cache. | |
1363 | * CPUID[4].EDX[bit 0], CPUID[0x8000001D].EDX[bit 0] | |
1364 | */ | |
1365 | bool no_invd_sharing; | |
1366 | /* | |
1367 | * Cache is inclusive of lower cache levels. | |
1368 | * CPUID[4].EDX[bit 1], CPUID[0x8000001D].EDX[bit 1]. | |
1369 | */ | |
1370 | bool inclusive; | |
1371 | /* | |
1372 | * A complex function is used to index the cache, potentially using all | |
1373 | * address bits. CPUID[4].EDX[bit 2]. | |
1374 | */ | |
1375 | bool complex_indexing; | |
1376 | } CPUCacheInfo; | |
1377 | ||
1378 | ||
6aaeb054 | 1379 | typedef struct CPUCaches { |
a9f27ea9 EH |
1380 | CPUCacheInfo *l1d_cache; |
1381 | CPUCacheInfo *l1i_cache; | |
1382 | CPUCacheInfo *l2_cache; | |
1383 | CPUCacheInfo *l3_cache; | |
6aaeb054 | 1384 | } CPUCaches; |
7e3482f8 | 1385 | |
577f02b8 RB |
1386 | typedef struct HVFX86LazyFlags { |
1387 | target_ulong result; | |
1388 | target_ulong auxbits; | |
1389 | } HVFX86LazyFlags; | |
1390 | ||
2c0262af FB |
1391 | typedef struct CPUX86State { |
1392 | /* standard registers */ | |
14ce26e7 FB |
1393 | target_ulong regs[CPU_NB_REGS]; |
1394 | target_ulong eip; | |
1395 | target_ulong eflags; /* eflags register. During CPU emulation, CC | |
2c0262af FB |
1396 | flags and DF are set to zero because they are |
1397 | stored elsewhere */ | |
1398 | ||
1399 | /* emulator internal eflags handling */ | |
14ce26e7 | 1400 | target_ulong cc_dst; |
988c3eb0 RH |
1401 | target_ulong cc_src; |
1402 | target_ulong cc_src2; | |
2c0262af FB |
1403 | uint32_t cc_op; |
1404 | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */ | |
db620f46 FB |
1405 | uint32_t hflags; /* TB flags, see HF_xxx constants. These flags |
1406 | are known at translation time. */ | |
1407 | uint32_t hflags2; /* various other flags, see HF2_xxx constants. */ | |
2c0262af | 1408 | |
9df217a3 FB |
1409 | /* segments */ |
1410 | SegmentCache segs[6]; /* selector values */ | |
1411 | SegmentCache ldt; | |
1412 | SegmentCache tr; | |
1413 | SegmentCache gdt; /* only base and limit are used */ | |
1414 | SegmentCache idt; /* only base and limit are used */ | |
1415 | ||
db620f46 | 1416 | target_ulong cr[5]; /* NOTE: cr1 is unused */ |
5ee0ffaa | 1417 | int32_t a20_mask; |
9df217a3 | 1418 | |
05e7e819 PB |
1419 | BNDReg bnd_regs[4]; |
1420 | BNDCSReg bndcs_regs; | |
1421 | uint64_t msr_bndcfgs; | |
2188cc52 | 1422 | uint64_t efer; |
05e7e819 | 1423 | |
43175fa9 PB |
1424 | /* Beginning of state preserved by INIT (dummy marker). */ |
1425 | struct {} start_init_save; | |
1426 | ||
2c0262af FB |
1427 | /* FPU state */ |
1428 | unsigned int fpstt; /* top of stack index */ | |
67b8f419 | 1429 | uint16_t fpus; |
eb831623 | 1430 | uint16_t fpuc; |
2c0262af | 1431 | uint8_t fptags[8]; /* 0 = valid, 1 = empty */ |
acc68836 | 1432 | FPReg fpregs[8]; |
42cc8fa6 JK |
1433 | /* KVM-only so far */ |
1434 | uint16_t fpop; | |
1435 | uint64_t fpip; | |
1436 | uint64_t fpdp; | |
2c0262af FB |
1437 | |
1438 | /* emulator internal variables */ | |
7a0e1f41 | 1439 | float_status fp_status; |
c31da136 | 1440 | floatx80 ft0; |
3b46e624 | 1441 | |
a35f3ec7 | 1442 | float_status mmx_status; /* for 3DNow! float ops */ |
7a0e1f41 | 1443 | float_status sse_status; |
664e0f19 | 1444 | uint32_t mxcsr; |
fa451874 EH |
1445 | ZMMReg xmm_regs[CPU_NB_REGS == 8 ? 8 : 32]; |
1446 | ZMMReg xmm_t0; | |
664e0f19 | 1447 | MMXReg mmx_t0; |
14ce26e7 | 1448 | |
c97d6d2c SAGDR |
1449 | XMMReg ymmh_regs[CPU_NB_REGS]; |
1450 | ||
9aecd6f8 | 1451 | uint64_t opmask_regs[NB_OPMASK_REGS]; |
c97d6d2c SAGDR |
1452 | YMMReg zmmh_regs[CPU_NB_REGS]; |
1453 | ZMMReg hi16_zmm_regs[CPU_NB_REGS]; | |
9aecd6f8 | 1454 | |
2c0262af FB |
1455 | /* sysenter registers */ |
1456 | uint32_t sysenter_cs; | |
2436b61a AZ |
1457 | target_ulong sysenter_esp; |
1458 | target_ulong sysenter_eip; | |
8d9bfc2b | 1459 | uint64_t star; |
0573fbfc | 1460 | |
5cc1d1e6 | 1461 | uint64_t vm_hsave; |
0573fbfc | 1462 | |
14ce26e7 | 1463 | #ifdef TARGET_X86_64 |
14ce26e7 FB |
1464 | target_ulong lstar; |
1465 | target_ulong cstar; | |
1466 | target_ulong fmask; | |
1467 | target_ulong kernelgsbase; | |
1468 | #endif | |
58fe2f10 | 1469 | |
7ba1e619 | 1470 | uint64_t tsc; |
f28558d3 | 1471 | uint64_t tsc_adjust; |
aa82ba54 | 1472 | uint64_t tsc_deadline; |
7616f1c2 PB |
1473 | uint64_t tsc_aux; |
1474 | ||
1475 | uint64_t xcr0; | |
7ba1e619 | 1476 | |
18559232 | 1477 | uint64_t mcg_status; |
21e87c46 | 1478 | uint64_t msr_ia32_misc_enable; |
0779caeb | 1479 | uint64_t msr_ia32_feature_control; |
18559232 | 1480 | |
0d894367 PB |
1481 | uint64_t msr_fixed_ctr_ctrl; |
1482 | uint64_t msr_global_ctrl; | |
1483 | uint64_t msr_global_status; | |
1484 | uint64_t msr_global_ovf_ctrl; | |
1485 | uint64_t msr_fixed_counters[MAX_FIXED_COUNTERS]; | |
1486 | uint64_t msr_gp_counters[MAX_GP_COUNTERS]; | |
1487 | uint64_t msr_gp_evtsel[MAX_GP_COUNTERS]; | |
43175fa9 PB |
1488 | |
1489 | uint64_t pat; | |
1490 | uint32_t smbase; | |
e13713db | 1491 | uint64_t msr_smi_count; |
43175fa9 | 1492 | |
7616f1c2 | 1493 | uint32_t pkru; |
e7e7bdab | 1494 | uint32_t pkrs; |
2a9758c5 | 1495 | uint32_t tsx_ctrl; |
7616f1c2 | 1496 | |
a33a2cfe | 1497 | uint64_t spec_ctrl; |
cfeea0c0 | 1498 | uint64_t virt_ssbd; |
a33a2cfe | 1499 | |
43175fa9 PB |
1500 | /* End of state preserved by INIT (dummy marker). */ |
1501 | struct {} end_init_save; | |
1502 | ||
1503 | uint64_t system_time_msr; | |
1504 | uint64_t wall_clock_msr; | |
1505 | uint64_t steal_time_msr; | |
1506 | uint64_t async_pf_en_msr; | |
db5daafa | 1507 | uint64_t async_pf_int_msr; |
43175fa9 | 1508 | uint64_t pv_eoi_en_msr; |
d645e132 | 1509 | uint64_t poll_control_msr; |
43175fa9 | 1510 | |
da1cc323 | 1511 | /* Partition-wide HV MSRs, will be updated only on the first vcpu */ |
1c90ef26 VR |
1512 | uint64_t msr_hv_hypercall; |
1513 | uint64_t msr_hv_guest_os_id; | |
48a5f3bc | 1514 | uint64_t msr_hv_tsc; |
da1cc323 EY |
1515 | |
1516 | /* Per-VCPU HV MSRs */ | |
1517 | uint64_t msr_hv_vapic; | |
5e953812 | 1518 | uint64_t msr_hv_crash_params[HV_CRASH_PARAMS]; |
46eb8f98 | 1519 | uint64_t msr_hv_runtime; |
866eea9a | 1520 | uint64_t msr_hv_synic_control; |
866eea9a AS |
1521 | uint64_t msr_hv_synic_evt_page; |
1522 | uint64_t msr_hv_synic_msg_page; | |
5e953812 RK |
1523 | uint64_t msr_hv_synic_sint[HV_SINT_COUNT]; |
1524 | uint64_t msr_hv_stimer_config[HV_STIMER_COUNT]; | |
1525 | uint64_t msr_hv_stimer_count[HV_STIMER_COUNT]; | |
ba6a4fd9 VK |
1526 | uint64_t msr_hv_reenlightenment_control; |
1527 | uint64_t msr_hv_tsc_emulation_control; | |
1528 | uint64_t msr_hv_tsc_emulation_status; | |
18559232 | 1529 | |
b77146e9 CP |
1530 | uint64_t msr_rtit_ctrl; |
1531 | uint64_t msr_rtit_status; | |
1532 | uint64_t msr_rtit_output_base; | |
1533 | uint64_t msr_rtit_output_mask; | |
1534 | uint64_t msr_rtit_cr3_match; | |
1535 | uint64_t msr_rtit_addrs[MAX_RTIT_ADDRS]; | |
1536 | ||
2c0262af | 1537 | /* exception/interrupt handling */ |
2c0262af FB |
1538 | int error_code; |
1539 | int exception_is_int; | |
826461bb | 1540 | target_ulong exception_next_eip; |
d0052339 | 1541 | target_ulong dr[8]; /* debug registers; note dr4 and dr5 are unused */ |
01df040b | 1542 | union { |
f0c3c505 | 1543 | struct CPUBreakpoint *cpu_breakpoint[4]; |
ff4700b0 | 1544 | struct CPUWatchpoint *cpu_watchpoint[4]; |
01df040b | 1545 | }; /* break/watchpoints for dr[0..3] */ |
678dde13 | 1546 | int old_exception; /* exception in flight */ |
2c0262af | 1547 | |
43175fa9 PB |
1548 | uint64_t vm_vmcb; |
1549 | uint64_t tsc_offset; | |
1550 | uint64_t intercept; | |
1551 | uint16_t intercept_cr_read; | |
1552 | uint16_t intercept_cr_write; | |
1553 | uint16_t intercept_dr_read; | |
1554 | uint16_t intercept_dr_write; | |
1555 | uint32_t intercept_exceptions; | |
fe441054 JK |
1556 | uint64_t nested_cr3; |
1557 | uint32_t nested_pg_mode; | |
43175fa9 PB |
1558 | uint8_t v_tpr; |
1559 | ||
d8f771d9 JK |
1560 | /* KVM states, automatically cleared on reset */ |
1561 | uint8_t nmi_injected; | |
1562 | uint8_t nmi_pending; | |
1563 | ||
fe441054 JK |
1564 | uintptr_t retaddr; |
1565 | ||
1f5c00cf AB |
1566 | /* Fields up to this point are cleared by a CPU reset */ |
1567 | struct {} end_reset_fields; | |
1568 | ||
e8b5fae5 | 1569 | /* Fields after this point are preserved across CPU reset. */ |
ebda377f | 1570 | |
14ce26e7 | 1571 | /* processor features (e.g. for CPUID insn) */ |
80db491d JL |
1572 | /* Minimum cpuid leaf 7 value */ |
1573 | uint32_t cpuid_level_func7; | |
1574 | /* Actual cpuid leaf 7 value */ | |
1575 | uint32_t cpuid_min_level_func7; | |
c39c0edf EH |
1576 | /* Minimum level/xlevel/xlevel2, based on CPU model + features */ |
1577 | uint32_t cpuid_min_level, cpuid_min_xlevel, cpuid_min_xlevel2; | |
1578 | /* Maximum level/xlevel/xlevel2 value for auto-assignment: */ | |
1579 | uint32_t cpuid_max_level, cpuid_max_xlevel, cpuid_max_xlevel2; | |
1580 | /* Actual level/xlevel/xlevel2 value: */ | |
1581 | uint32_t cpuid_level, cpuid_xlevel, cpuid_xlevel2; | |
14ce26e7 FB |
1582 | uint32_t cpuid_vendor1; |
1583 | uint32_t cpuid_vendor2; | |
1584 | uint32_t cpuid_vendor3; | |
1585 | uint32_t cpuid_version; | |
0514ef2f | 1586 | FeatureWordArray features; |
d4a606b3 EH |
1587 | /* Features that were explicitly enabled/disabled */ |
1588 | FeatureWordArray user_features; | |
8d9bfc2b | 1589 | uint32_t cpuid_model[12]; |
a9f27ea9 EH |
1590 | /* Cache information for CPUID. When legacy-cache=on, the cache data |
1591 | * on each CPUID leaf will be different, because we keep compatibility | |
1592 | * with old QEMU versions. | |
1593 | */ | |
1594 | CPUCaches cache_info_cpuid2, cache_info_cpuid4, cache_info_amd; | |
3b46e624 | 1595 | |
165d9b82 AL |
1596 | /* MTRRs */ |
1597 | uint64_t mtrr_fixed[11]; | |
1598 | uint64_t mtrr_deftype; | |
d8b5c67b | 1599 | MTRRVar mtrr_var[MSR_MTRRcap_VCNT]; |
165d9b82 | 1600 | |
7ba1e619 | 1601 | /* For KVM */ |
f8d926e9 | 1602 | uint32_t mp_state; |
fd13f23b | 1603 | int32_t exception_nr; |
0e607a80 | 1604 | int32_t interrupt_injected; |
a0fb002c | 1605 | uint8_t soft_interrupt; |
fd13f23b LA |
1606 | uint8_t exception_pending; |
1607 | uint8_t exception_injected; | |
a0fb002c | 1608 | uint8_t has_error_code; |
fd13f23b LA |
1609 | uint8_t exception_has_payload; |
1610 | uint64_t exception_payload; | |
c97d6d2c | 1611 | uint32_t ins_len; |
a0fb002c | 1612 | uint32_t sipi_vector; |
b8cc45d6 | 1613 | bool tsc_valid; |
06ef227e | 1614 | int64_t tsc_khz; |
36f96c4b | 1615 | int64_t user_tsc_khz; /* for sanity check only */ |
73b994f6 | 1616 | uint64_t apic_bus_freq; |
5b8063c4 LA |
1617 | #if defined(CONFIG_KVM) || defined(CONFIG_HVF) |
1618 | void *xsave_buf; | |
1619 | #endif | |
ebbfef2f LA |
1620 | #if defined(CONFIG_KVM) |
1621 | struct kvm_nested_state *nested_state; | |
1622 | #endif | |
c97d6d2c | 1623 | #if defined(CONFIG_HVF) |
577f02b8 | 1624 | HVFX86LazyFlags hvf_lflags; |
fe76b09c | 1625 | void *hvf_mmio_buf; |
c97d6d2c | 1626 | #endif |
fabacc0f | 1627 | |
ac6c4120 | 1628 | uint64_t mcg_cap; |
ac6c4120 | 1629 | uint64_t mcg_ctl; |
87f8b626 | 1630 | uint64_t mcg_ext_ctl; |
ac6c4120 | 1631 | uint64_t mce_banks[MCE_BANKS_DEF*4]; |
7616f1c2 | 1632 | uint64_t xstate_bv; |
5a2d0e57 AJ |
1633 | |
1634 | /* vmstate */ | |
1635 | uint16_t fpus_vmstate; | |
1636 | uint16_t fptag_vmstate; | |
1637 | uint16_t fpregs_format_vmstate; | |
f1665b21 | 1638 | |
18cd2c17 | 1639 | uint64_t xss; |
65087997 | 1640 | uint32_t umwait; |
d362e757 JK |
1641 | |
1642 | TPRAccess tpr_access_type; | |
c26ae610 LX |
1643 | |
1644 | unsigned nr_dies; | |
2c0262af FB |
1645 | } CPUX86State; |
1646 | ||
d71b62a1 EH |
1647 | struct kvm_msrs; |
1648 | ||
4da6f8d9 PB |
1649 | /** |
1650 | * X86CPU: | |
1651 | * @env: #CPUX86State | |
1652 | * @migratable: If set, only migratable flags will be accepted when "enforce" | |
1653 | * mode is used, and only migratable flags will be included in the "host" | |
1654 | * CPU model. | |
1655 | * | |
1656 | * An x86 CPU. | |
1657 | */ | |
1658 | struct X86CPU { | |
1659 | /*< private >*/ | |
1660 | CPUState parent_obj; | |
1661 | /*< public >*/ | |
1662 | ||
5b146dc7 | 1663 | CPUNegativeOffsetState neg; |
4da6f8d9 | 1664 | CPUX86State env; |
2a693142 | 1665 | VMChangeStateEntry *vmsentry; |
4da6f8d9 | 1666 | |
4e45aff3 PB |
1667 | uint64_t ucode_rev; |
1668 | ||
4f2beda4 | 1669 | uint32_t hyperv_spinlock_attempts; |
08856771 | 1670 | char *hyperv_vendor; |
9b4cf107 | 1671 | bool hyperv_synic_kvm_only; |
2d384d7c | 1672 | uint64_t hyperv_features; |
e48ddcc6 | 1673 | bool hyperv_passthrough; |
30d6ff66 | 1674 | OnOffAuto hyperv_no_nonarch_cs; |
08856771 | 1675 | uint32_t hyperv_vendor_id[3]; |
735db465 | 1676 | uint32_t hyperv_interface_id[4]; |
fb7e31aa | 1677 | uint32_t hyperv_version_id[4]; |
23eb5d03 | 1678 | uint32_t hyperv_limits[3]; |
2d384d7c | 1679 | |
4da6f8d9 PB |
1680 | bool check_cpuid; |
1681 | bool enforce_cpuid; | |
dac1deae EH |
1682 | /* |
1683 | * Force features to be enabled even if the host doesn't support them. | |
1684 | * This is dangerous and should be done only for testing CPUID | |
1685 | * compatibility. | |
1686 | */ | |
1687 | bool force_features; | |
4da6f8d9 | 1688 | bool expose_kvm; |
1ce36bfe | 1689 | bool expose_tcg; |
4da6f8d9 | 1690 | bool migratable; |
990e0be2 | 1691 | bool migrate_smi_count; |
44bd8e53 | 1692 | bool max_features; /* Enable all supported features automatically */ |
d9c84f19 | 1693 | uint32_t apic_id; |
4da6f8d9 | 1694 | |
9954a158 PDJ |
1695 | /* Enables publishing of TSC increment and Local APIC bus frequencies to |
1696 | * the guest OS in CPUID page 0x40000010, the same way that VMWare does. */ | |
1697 | bool vmware_cpuid_freq; | |
1698 | ||
4da6f8d9 PB |
1699 | /* if true the CPUID code directly forward host cache leaves to the guest */ |
1700 | bool cache_info_passthrough; | |
1701 | ||
2266d443 MT |
1702 | /* if true the CPUID code directly forwards |
1703 | * host monitor/mwait leaves to the guest */ | |
1704 | struct { | |
1705 | uint32_t eax; | |
1706 | uint32_t ebx; | |
1707 | uint32_t ecx; | |
1708 | uint32_t edx; | |
1709 | } mwait; | |
1710 | ||
4da6f8d9 | 1711 | /* Features that were filtered out because of missing host capabilities */ |
f69ecddb | 1712 | FeatureWordArray filtered_features; |
4da6f8d9 PB |
1713 | |
1714 | /* Enable PMU CPUID bits. This can't be enabled by default yet because | |
1715 | * it doesn't have ABI stability guarantees, as it passes all PMU CPUID | |
1716 | * bits returned by GET_SUPPORTED_CPUID (that depend on host CPU and kernel | |
1717 | * capabilities) directly to the guest. | |
1718 | */ | |
1719 | bool enable_pmu; | |
1720 | ||
87f8b626 AR |
1721 | /* LMCE support can be enabled/disabled via cpu option 'lmce=on/off'. It is |
1722 | * disabled by default to avoid breaking migration between QEMU with | |
1723 | * different LMCE configurations. | |
1724 | */ | |
1725 | bool enable_lmce; | |
1726 | ||
14c985cf LM |
1727 | /* Compatibility bits for old machine types. |
1728 | * If true present virtual l3 cache for VM, the vcpus in the same virtual | |
1729 | * socket share an virtual l3 cache. | |
1730 | */ | |
1731 | bool enable_l3_cache; | |
1732 | ||
ab8f992e BM |
1733 | /* Compatibility bits for old machine types. |
1734 | * If true present the old cache topology information | |
1735 | */ | |
1736 | bool legacy_cache; | |
1737 | ||
5232d00a RK |
1738 | /* Compatibility bits for old machine types: */ |
1739 | bool enable_cpuid_0xb; | |
1740 | ||
c39c0edf EH |
1741 | /* Enable auto level-increase for all CPUID leaves */ |
1742 | bool full_cpuid_auto_level; | |
1743 | ||
f24c3a79 LK |
1744 | /* Enable auto level-increase for Intel Processor Trace leave */ |
1745 | bool intel_pt_auto_level; | |
1746 | ||
fcc35e7c DDAG |
1747 | /* if true fill the top bits of the MTRR_PHYSMASKn variable range */ |
1748 | bool fill_mtrr_mask; | |
1749 | ||
11f6fee5 DDAG |
1750 | /* if true override the phys_bits value with a value read from the host */ |
1751 | bool host_phys_bits; | |
1752 | ||
258fe08b EH |
1753 | /* if set, limit maximum value for phys_bits when host_phys_bits is true */ |
1754 | uint8_t host_phys_bits_limit; | |
1755 | ||
fc3a1fd7 DDAG |
1756 | /* Stop SMI delivery for migration compatibility with old machines */ |
1757 | bool kvm_no_smi_migration; | |
1758 | ||
af45907a DDAG |
1759 | /* Number of physical address bits supported */ |
1760 | uint32_t phys_bits; | |
1761 | ||
4da6f8d9 PB |
1762 | /* in order to simplify APIC support, we leave this pointer to the |
1763 | user */ | |
1764 | struct DeviceState *apic_state; | |
1765 | struct MemoryRegion *cpu_as_root, *cpu_as_mem, *smram; | |
1766 | Notifier machine_done; | |
d71b62a1 EH |
1767 | |
1768 | struct kvm_msrs *kvm_msr_buf; | |
d89c2b8b | 1769 | |
15f8b142 | 1770 | int32_t node_id; /* NUMA node this CPU belongs to */ |
d89c2b8b | 1771 | int32_t socket_id; |
176d2cda | 1772 | int32_t die_id; |
d89c2b8b IM |
1773 | int32_t core_id; |
1774 | int32_t thread_id; | |
6c69dfb6 GA |
1775 | |
1776 | int32_t hv_max_vps; | |
4da6f8d9 PB |
1777 | }; |
1778 | ||
4da6f8d9 PB |
1779 | |
1780 | #ifndef CONFIG_USER_ONLY | |
8a9358cc | 1781 | extern VMStateDescription vmstate_x86_cpu; |
4da6f8d9 PB |
1782 | #endif |
1783 | ||
92d5f1a4 | 1784 | int x86_cpu_pending_interrupt(CPUState *cs, int interrupt_request); |
4da6f8d9 PB |
1785 | |
1786 | int x86_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu, | |
1787 | int cpuid, void *opaque); | |
1788 | int x86_cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu, | |
1789 | int cpuid, void *opaque); | |
1790 | int x86_cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu, | |
1791 | void *opaque); | |
1792 | int x86_cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu, | |
1793 | void *opaque); | |
1794 | ||
1795 | void x86_cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list, | |
1796 | Error **errp); | |
1797 | ||
90c84c56 | 1798 | void x86_cpu_dump_state(CPUState *cs, FILE *f, int flags); |
4da6f8d9 | 1799 | |
56f99750 DP |
1800 | hwaddr x86_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr, |
1801 | MemTxAttrs *attrs); | |
4da6f8d9 | 1802 | |
a010bdbe | 1803 | int x86_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg); |
4da6f8d9 PB |
1804 | int x86_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg); |
1805 | ||
0442428a | 1806 | void x86_cpu_list(void); |
317ac620 | 1807 | int cpu_x86_support_mca_broadcast(CPUX86State *env); |
b5ec5ce0 | 1808 | |
d720b93d | 1809 | int cpu_get_pic_interrupt(CPUX86State *s); |
2ee73ac3 | 1810 | /* MSDOS compatibility mode FPU exception support */ |
6f529b75 | 1811 | void x86_register_ferr_irq(qemu_irq irq); |
bf13bfab | 1812 | void cpu_set_ignne(void); |
5e76d84e PB |
1813 | /* mpx_helper.c */ |
1814 | void cpu_sync_bndcs_hflags(CPUX86State *env); | |
2c0262af FB |
1815 | |
1816 | /* this function must always be used to load data in the segment | |
1817 | cache: it synchronizes the hflags with the segment cache values */ | |
5fafdf24 | 1818 | static inline void cpu_x86_load_seg_cache(CPUX86State *env, |
c117e5b1 | 1819 | X86Seg seg_reg, unsigned int selector, |
8988ae89 | 1820 | target_ulong base, |
5fafdf24 | 1821 | unsigned int limit, |
2c0262af FB |
1822 | unsigned int flags) |
1823 | { | |
1824 | SegmentCache *sc; | |
1825 | unsigned int new_hflags; | |
3b46e624 | 1826 | |
2c0262af FB |
1827 | sc = &env->segs[seg_reg]; |
1828 | sc->selector = selector; | |
1829 | sc->base = base; | |
1830 | sc->limit = limit; | |
1831 | sc->flags = flags; | |
1832 | ||
1833 | /* update the hidden flags */ | |
14ce26e7 FB |
1834 | { |
1835 | if (seg_reg == R_CS) { | |
1836 | #ifdef TARGET_X86_64 | |
1837 | if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) { | |
1838 | /* long mode */ | |
1839 | env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK; | |
1840 | env->hflags &= ~(HF_ADDSEG_MASK); | |
5fafdf24 | 1841 | } else |
14ce26e7 FB |
1842 | #endif |
1843 | { | |
1844 | /* legacy / compatibility case */ | |
1845 | new_hflags = (env->segs[R_CS].flags & DESC_B_MASK) | |
1846 | >> (DESC_B_SHIFT - HF_CS32_SHIFT); | |
1847 | env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) | | |
1848 | new_hflags; | |
1849 | } | |
7125c937 PB |
1850 | } |
1851 | if (seg_reg == R_SS) { | |
1852 | int cpl = (flags >> DESC_DPL_SHIFT) & 3; | |
7848c8d1 KC |
1853 | #if HF_CPL_MASK != 3 |
1854 | #error HF_CPL_MASK is hardcoded | |
1855 | #endif | |
1856 | env->hflags = (env->hflags & ~HF_CPL_MASK) | cpl; | |
5e76d84e PB |
1857 | /* Possibly switch between BNDCFGS and BNDCFGU */ |
1858 | cpu_sync_bndcs_hflags(env); | |
14ce26e7 FB |
1859 | } |
1860 | new_hflags = (env->segs[R_SS].flags & DESC_B_MASK) | |
1861 | >> (DESC_B_SHIFT - HF_SS32_SHIFT); | |
1862 | if (env->hflags & HF_CS64_MASK) { | |
1863 | /* zero base assumed for DS, ES and SS in long mode */ | |
5fafdf24 | 1864 | } else if (!(env->cr[0] & CR0_PE_MASK) || |
735a8fd3 FB |
1865 | (env->eflags & VM_MASK) || |
1866 | !(env->hflags & HF_CS32_MASK)) { | |
14ce26e7 FB |
1867 | /* XXX: try to avoid this test. The problem comes from the |
1868 | fact that is real mode or vm86 mode we only modify the | |
1869 | 'base' and 'selector' fields of the segment cache to go | |
1870 | faster. A solution may be to force addseg to one in | |
1871 | translate-i386.c. */ | |
1872 | new_hflags |= HF_ADDSEG_MASK; | |
1873 | } else { | |
5fafdf24 | 1874 | new_hflags |= ((env->segs[R_DS].base | |
735a8fd3 | 1875 | env->segs[R_ES].base | |
5fafdf24 | 1876 | env->segs[R_SS].base) != 0) << |
14ce26e7 FB |
1877 | HF_ADDSEG_SHIFT; |
1878 | } | |
5fafdf24 | 1879 | env->hflags = (env->hflags & |
14ce26e7 | 1880 | ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags; |
2c0262af | 1881 | } |
2c0262af FB |
1882 | } |
1883 | ||
e9f9d6b1 | 1884 | static inline void cpu_x86_load_seg_cache_sipi(X86CPU *cpu, |
e6a33e45 | 1885 | uint8_t sipi_vector) |
0e26b7b8 | 1886 | { |
259186a7 | 1887 | CPUState *cs = CPU(cpu); |
e9f9d6b1 AF |
1888 | CPUX86State *env = &cpu->env; |
1889 | ||
0e26b7b8 BS |
1890 | env->eip = 0; |
1891 | cpu_x86_load_seg_cache(env, R_CS, sipi_vector << 8, | |
1892 | sipi_vector << 12, | |
1893 | env->segs[R_CS].limit, | |
1894 | env->segs[R_CS].flags); | |
259186a7 | 1895 | cs->halted = 0; |
0e26b7b8 BS |
1896 | } |
1897 | ||
84273177 JK |
1898 | int cpu_x86_get_descr_debug(CPUX86State *env, unsigned int selector, |
1899 | target_ulong *base, unsigned int *limit, | |
1900 | unsigned int *flags); | |
1901 | ||
d9957a8b | 1902 | /* op_helper.c */ |
1f1af9fd | 1903 | /* used for debug or cpu save/restore */ |
1f1af9fd | 1904 | |
d9957a8b | 1905 | /* cpu-exec.c */ |
2c0262af FB |
1906 | /* the following helpers are only usable in user mode simulation as |
1907 | they can trigger unexpected exceptions */ | |
c117e5b1 | 1908 | void cpu_x86_load_seg(CPUX86State *s, X86Seg seg_reg, int selector); |
6f12a2a6 FB |
1909 | void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32); |
1910 | void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32); | |
1c1df019 PK |
1911 | void cpu_x86_fxsave(CPUX86State *s, target_ulong ptr); |
1912 | void cpu_x86_fxrstor(CPUX86State *s, target_ulong ptr); | |
2c0262af FB |
1913 | |
1914 | /* you can call this signal handler from your SIGBUS and SIGSEGV | |
1915 | signal handlers to inform the virtual CPU of exceptions. non zero | |
1916 | is returned if the signal was handled by the virtual CPU. */ | |
5fafdf24 | 1917 | int cpu_x86_signal_handler(int host_signum, void *pinfo, |
2c0262af | 1918 | void *puc); |
d9957a8b | 1919 | |
f4f1110e | 1920 | /* cpu.c */ |
c6dc6f63 AP |
1921 | void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count, |
1922 | uint32_t *eax, uint32_t *ebx, | |
1923 | uint32_t *ecx, uint32_t *edx); | |
0e26b7b8 | 1924 | void cpu_clear_apic_feature(CPUX86State *env); |
bb44e0d1 JK |
1925 | void host_cpuid(uint32_t function, uint32_t count, |
1926 | uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx); | |
20271d48 | 1927 | void host_vendor_fms(char *vendor, int *family, int *model, int *stepping); |
c6dc6f63 | 1928 | |
d9957a8b | 1929 | /* helper.c */ |
cc36a7a2 | 1930 | void x86_cpu_set_a20(X86CPU *cpu, int a20_state); |
2c0262af | 1931 | |
b216aa6c | 1932 | #ifndef CONFIG_USER_ONLY |
f8c45c65 PB |
1933 | static inline int x86_asidx_from_attrs(CPUState *cs, MemTxAttrs attrs) |
1934 | { | |
1935 | return !!attrs.secure; | |
1936 | } | |
1937 | ||
1938 | static inline AddressSpace *cpu_addressspace(CPUState *cs, MemTxAttrs attrs) | |
1939 | { | |
1940 | return cpu_get_address_space(cs, cpu_asidx_from_attrs(cs, attrs)); | |
1941 | } | |
1942 | ||
b216aa6c PB |
1943 | uint8_t x86_ldub_phys(CPUState *cs, hwaddr addr); |
1944 | uint32_t x86_lduw_phys(CPUState *cs, hwaddr addr); | |
1945 | uint32_t x86_ldl_phys(CPUState *cs, hwaddr addr); | |
1946 | uint64_t x86_ldq_phys(CPUState *cs, hwaddr addr); | |
1947 | void x86_stb_phys(CPUState *cs, hwaddr addr, uint8_t val); | |
1948 | void x86_stl_phys_notdirty(CPUState *cs, hwaddr addr, uint32_t val); | |
1949 | void x86_stw_phys(CPUState *cs, hwaddr addr, uint32_t val); | |
1950 | void x86_stl_phys(CPUState *cs, hwaddr addr, uint32_t val); | |
1951 | void x86_stq_phys(CPUState *cs, hwaddr addr, uint64_t val); | |
1952 | #endif | |
1953 | ||
d9957a8b BS |
1954 | /* will be suppressed */ |
1955 | void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0); | |
1956 | void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3); | |
1957 | void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4); | |
93d00d0f | 1958 | void cpu_x86_update_dr7(CPUX86State *env, uint32_t new_dr7); |
d9957a8b | 1959 | |
d9957a8b | 1960 | /* hw/pc.c */ |
d9957a8b | 1961 | uint64_t cpu_get_tsc(CPUX86State *env); |
6fd805e1 | 1962 | |
311ca98d IM |
1963 | #define X86_CPU_TYPE_SUFFIX "-" TYPE_X86_CPU |
1964 | #define X86_CPU_TYPE_NAME(name) (name X86_CPU_TYPE_SUFFIX) | |
0dacec87 | 1965 | #define CPU_RESOLVING_TYPE TYPE_X86_CPU |
311ca98d IM |
1966 | |
1967 | #ifdef TARGET_X86_64 | |
1968 | #define TARGET_DEFAULT_CPU_TYPE X86_CPU_TYPE_NAME("qemu64") | |
1969 | #else | |
1970 | #define TARGET_DEFAULT_CPU_TYPE X86_CPU_TYPE_NAME("qemu32") | |
1971 | #endif | |
1972 | ||
9467d44c | 1973 | #define cpu_signal_handler cpu_x86_signal_handler |
e916cbf8 | 1974 | #define cpu_list x86_cpu_list |
9467d44c | 1975 | |
6ebbf390 | 1976 | /* MMU modes definitions */ |
8a201bd4 | 1977 | #define MMU_KSMAP_IDX 0 |
a9321a4d | 1978 | #define MMU_USER_IDX 1 |
43773ed3 | 1979 | #define MMU_KNOSMAP_IDX 2 |
97ed5ccd | 1980 | static inline int cpu_mmu_index(CPUX86State *env, bool ifetch) |
6ebbf390 | 1981 | { |
a9321a4d | 1982 | return (env->hflags & HF_CPL_MASK) == 3 ? MMU_USER_IDX : |
f57584dc | 1983 | (!(env->hflags & HF_SMAP_MASK) || (env->eflags & AC_MASK)) |
8a201bd4 PB |
1984 | ? MMU_KNOSMAP_IDX : MMU_KSMAP_IDX; |
1985 | } | |
1986 | ||
1987 | static inline int cpu_mmu_index_kernel(CPUX86State *env) | |
1988 | { | |
1989 | return !(env->hflags & HF_SMAP_MASK) ? MMU_KNOSMAP_IDX : | |
1990 | ((env->hflags & HF_CPL_MASK) < 3 && (env->eflags & AC_MASK)) | |
1991 | ? MMU_KNOSMAP_IDX : MMU_KSMAP_IDX; | |
6ebbf390 JM |
1992 | } |
1993 | ||
988c3eb0 RH |
1994 | #define CC_DST (env->cc_dst) |
1995 | #define CC_SRC (env->cc_src) | |
1996 | #define CC_SRC2 (env->cc_src2) | |
1997 | #define CC_OP (env->cc_op) | |
f081c76c | 1998 | |
4f7c64b3 | 1999 | typedef CPUX86State CPUArchState; |
2161a612 | 2000 | typedef X86CPU ArchCPU; |
4f7c64b3 | 2001 | |
022c62cb | 2002 | #include "exec/cpu-all.h" |
0573fbfc TS |
2003 | #include "svm.h" |
2004 | ||
0e26b7b8 | 2005 | #if !defined(CONFIG_USER_ONLY) |
0d09e41a | 2006 | #include "hw/i386/apic.h" |
0e26b7b8 BS |
2007 | #endif |
2008 | ||
317ac620 | 2009 | static inline void cpu_get_tb_cpu_state(CPUX86State *env, target_ulong *pc, |
89fee74a | 2010 | target_ulong *cs_base, uint32_t *flags) |
6b917547 AL |
2011 | { |
2012 | *cs_base = env->segs[R_CS].base; | |
2013 | *pc = *cs_base + env->eip; | |
a2397807 | 2014 | *flags = env->hflags | |
a9321a4d | 2015 | (env->eflags & (IOPL_MASK | TF_MASK | RF_MASK | VM_MASK | AC_MASK)); |
6b917547 AL |
2016 | } |
2017 | ||
232fc23b AF |
2018 | void do_cpu_init(X86CPU *cpu); |
2019 | void do_cpu_sipi(X86CPU *cpu); | |
2fa11da0 | 2020 | |
747461c7 JK |
2021 | #define MCE_INJECT_BROADCAST 1 |
2022 | #define MCE_INJECT_UNCOND_AO 2 | |
2023 | ||
8c5cf3b6 | 2024 | void cpu_x86_inject_mce(Monitor *mon, X86CPU *cpu, int bank, |
316378e4 | 2025 | uint64_t status, uint64_t mcg_status, uint64_t addr, |
747461c7 | 2026 | uint64_t misc, int flags); |
2fa11da0 | 2027 | |
5918fffb BS |
2028 | uint32_t cpu_cc_compute_all(CPUX86State *env1, int op); |
2029 | ||
2030 | static inline uint32_t cpu_compute_eflags(CPUX86State *env) | |
2031 | { | |
79c664f6 YZ |
2032 | uint32_t eflags = env->eflags; |
2033 | if (tcg_enabled()) { | |
2034 | eflags |= cpu_cc_compute_all(env, CC_OP) | (env->df & DF_MASK); | |
2035 | } | |
2036 | return eflags; | |
5918fffb BS |
2037 | } |
2038 | ||
5918fffb BS |
2039 | |
2040 | /* load efer and update the corresponding hflags. XXX: do consistency | |
2041 | checks with cpuid bits? */ | |
2042 | static inline void cpu_load_efer(CPUX86State *env, uint64_t val) | |
2043 | { | |
2044 | env->efer = val; | |
2045 | env->hflags &= ~(HF_LMA_MASK | HF_SVME_MASK); | |
2046 | if (env->efer & MSR_EFER_LMA) { | |
2047 | env->hflags |= HF_LMA_MASK; | |
2048 | } | |
2049 | if (env->efer & MSR_EFER_SVME) { | |
2050 | env->hflags |= HF_SVME_MASK; | |
2051 | } | |
2052 | } | |
2053 | ||
f794aa4a PB |
2054 | static inline MemTxAttrs cpu_get_mem_attrs(CPUX86State *env) |
2055 | { | |
2056 | return ((MemTxAttrs) { .secure = (env->hflags & HF_SMM_MASK) != 0 }); | |
2057 | } | |
2058 | ||
c8bc83a4 PB |
2059 | static inline int32_t x86_get_a20_mask(CPUX86State *env) |
2060 | { | |
2061 | if (env->hflags & HF_SMM_MASK) { | |
2062 | return -1; | |
2063 | } else { | |
2064 | return env->a20_mask; | |
2065 | } | |
2066 | } | |
2067 | ||
18ab37ba LA |
2068 | static inline bool cpu_has_vmx(CPUX86State *env) |
2069 | { | |
2070 | return env->features[FEAT_1_ECX] & CPUID_EXT_VMX; | |
2071 | } | |
2072 | ||
b16c0e20 PB |
2073 | static inline bool cpu_has_svm(CPUX86State *env) |
2074 | { | |
2075 | return env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM; | |
2076 | } | |
2077 | ||
79a197ab LA |
2078 | /* |
2079 | * In order for a vCPU to enter VMX operation it must have CR4.VMXE set. | |
2080 | * Since it was set, CR4.VMXE must remain set as long as vCPU is in | |
2081 | * VMX operation. This is because CR4.VMXE is one of the bits set | |
2082 | * in MSR_IA32_VMX_CR4_FIXED1. | |
2083 | * | |
2084 | * There is one exception to above statement when vCPU enters SMM mode. | |
2085 | * When a vCPU enters SMM mode, it temporarily exit VMX operation and | |
2086 | * may also reset CR4.VMXE during execution in SMM mode. | |
2087 | * When vCPU exits SMM mode, vCPU state is restored to be in VMX operation | |
2088 | * and CR4.VMXE is restored to it's original value of being set. | |
2089 | * | |
2090 | * Therefore, when vCPU is not in SMM mode, we can infer whether | |
2091 | * VMX is being used by examining CR4.VMXE. Otherwise, we cannot | |
2092 | * know for certain. | |
2093 | */ | |
2094 | static inline bool cpu_vmx_maybe_enabled(CPUX86State *env) | |
2095 | { | |
2096 | return cpu_has_vmx(env) && | |
2097 | ((env->cr[4] & CR4_VMXE_MASK) || (env->hflags & HF_SMM_MASK)); | |
2098 | } | |
2099 | ||
4e47e39a | 2100 | /* fpu_helper.c */ |
1d8ad165 YZ |
2101 | void update_fp_status(CPUX86State *env); |
2102 | void update_mxcsr_status(CPUX86State *env); | |
418b0f93 | 2103 | void update_mxcsr_from_sse_status(CPUX86State *env); |
1d8ad165 YZ |
2104 | |
2105 | static inline void cpu_set_mxcsr(CPUX86State *env, uint32_t mxcsr) | |
2106 | { | |
2107 | env->mxcsr = mxcsr; | |
2108 | if (tcg_enabled()) { | |
2109 | update_mxcsr_status(env); | |
2110 | } | |
2111 | } | |
2112 | ||
2113 | static inline void cpu_set_fpuc(CPUX86State *env, uint16_t fpuc) | |
2114 | { | |
2115 | env->fpuc = fpuc; | |
2116 | if (tcg_enabled()) { | |
2117 | update_fp_status(env); | |
2118 | } | |
2119 | } | |
4e47e39a | 2120 | |
677ef623 FK |
2121 | /* mem_helper.c */ |
2122 | void helper_lock_init(void); | |
2123 | ||
6bada5e8 BS |
2124 | /* svm_helper.c */ |
2125 | void cpu_svm_check_intercept_param(CPUX86State *env1, uint32_t type, | |
65c9d60a | 2126 | uint64_t param, uintptr_t retaddr); |
d613f8cc | 2127 | /* apic.c */ |
317ac620 | 2128 | void cpu_report_tpr_access(CPUX86State *env, TPRAccess access); |
d613f8cc PB |
2129 | void apic_handle_tpr_access_report(DeviceState *d, target_ulong ip, |
2130 | TPRAccess access); | |
2131 | ||
d362e757 | 2132 | |
5114e842 EH |
2133 | /* Change the value of a KVM-specific default |
2134 | * | |
2135 | * If value is NULL, no default will be set and the original | |
2136 | * value from the CPU model table will be kept. | |
2137 | * | |
cb8d4c8f | 2138 | * It is valid to call this function only for properties that |
5114e842 EH |
2139 | * are already present in the kvm_default_props table. |
2140 | */ | |
2141 | void x86_cpu_change_kvm_default(const char *prop, const char *value); | |
8fb4f821 | 2142 | |
dcafd1ef EH |
2143 | /* Special values for X86CPUVersion: */ |
2144 | ||
2145 | /* Resolve to latest CPU version */ | |
2146 | #define CPU_VERSION_LATEST -1 | |
2147 | ||
0788a56b EH |
2148 | /* |
2149 | * Resolve to version defined by current machine type. | |
2150 | * See x86_cpu_set_default_version() | |
2151 | */ | |
2152 | #define CPU_VERSION_AUTO -2 | |
2153 | ||
dcafd1ef EH |
2154 | /* Don't resolve to any versioned CPU models, like old QEMU versions */ |
2155 | #define CPU_VERSION_LEGACY 0 | |
2156 | ||
2157 | typedef int X86CPUVersion; | |
2158 | ||
0788a56b EH |
2159 | /* |
2160 | * Set default CPU model version for CPU models having | |
2161 | * version == CPU_VERSION_AUTO. | |
2162 | */ | |
2163 | void x86_cpu_set_default_version(X86CPUVersion version); | |
2164 | ||
dab86234 | 2165 | #define APIC_DEFAULT_ADDRESS 0xfee00000 |
baaeda08 | 2166 | #define APIC_SPACE_SIZE 0x100000 |
dab86234 | 2167 | |
0c36af8c | 2168 | /* cpu-dump.c */ |
d3fd9e4b | 2169 | void x86_cpu_dump_local_apic_state(CPUState *cs, int flags); |
1f871d49 | 2170 | |
d613f8cc PB |
2171 | /* cpu.c */ |
2172 | bool cpu_is_bsp(X86CPU *cpu); | |
2173 | ||
86a57621 SAGDR |
2174 | void x86_cpu_xrstor_all_areas(X86CPU *cpu, const X86XSaveArea *buf); |
2175 | void x86_cpu_xsave_all_areas(X86CPU *cpu, X86XSaveArea *buf); | |
35b1b927 TW |
2176 | void x86_update_hflags(CPUX86State* env); |
2177 | ||
2d384d7c VK |
2178 | static inline bool hyperv_feat_enabled(X86CPU *cpu, int feat) |
2179 | { | |
2180 | return !!(cpu->hyperv_features & BIT(feat)); | |
2181 | } | |
2182 | ||
b26491b4 RH |
2183 | #if defined(TARGET_X86_64) && \ |
2184 | defined(CONFIG_USER_ONLY) && \ | |
2185 | defined(CONFIG_LINUX) | |
2186 | # define TARGET_VSYSCALL_PAGE (UINT64_C(-10) << 20) | |
2187 | #endif | |
2188 | ||
07f5a258 | 2189 | #endif /* I386_CPU_H */ |