]> git.proxmox.com Git - mirror_qemu.git/blame - target/ppc/cpu.h
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
cpus: Fix CPU unplug for MTTCG
[mirror_qemu.git] / target / ppc / cpu.h
CommitLineData
79aceca5 1/*
3fc6c082 2 * PowerPC emulation cpu definitions for qemu.
5fafdf24 3 *
76a66253 4 * Copyright (c) 2003-2007 Jocelyn Mayer
79aceca5
FB		 5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
79aceca5 18 */
07f5a258
MA		 19
20#ifndef PPC_CPU_H
21#define PPC_CPU_H
79aceca5 22
9a78eead 23#include "qemu-common.h"
60caf221 24#include "qemu/int128.h"
3fc6c082 25
a4f30719
JM		 26//#define PPC_EMULATE_32BITS_HYPV
27
76a66253 28#if defined (TARGET_PPC64)
3cd7d1dd 29/* PowerPC 64 definitions */
d9d7210c 30#define TARGET_LONG_BITS 64
35cdaad6 31#define TARGET_PAGE_BITS 12
3cd7d1dd 32
52705890
RH		 33/* Note that the official physical address space bits is 62-M where M
34 is implementation dependent. I've not looked up M for the set of
35 cpus we emulate at the system level. */
36#define TARGET_PHYS_ADDR_SPACE_BITS 62
37
38/* Note that the PPC environment architecture talks about 80 bit virtual
39 addresses, with segmentation. Obviously that's not all visible to a
40 single process, which is all we're concerned with here. */
41#ifdef TARGET_ABI32
42# define TARGET_VIRT_ADDR_SPACE_BITS 32
43#else
44# define TARGET_VIRT_ADDR_SPACE_BITS 64
45#endif
46
ad3e67d0 47#define TARGET_PAGE_BITS_64K 16
81762d6d
DG		 48#define TARGET_PAGE_BITS_16M 24
49
3cd7d1dd
JM		 50#else /* defined (TARGET_PPC64) */
51/* PowerPC 32 definitions */
d9d7210c 52#define TARGET_LONG_BITS 32
3cd7d1dd
JM		 53
54#if defined(TARGET_PPCEMB)
55/* Specific definitions for PowerPC embedded */
56/* BookE have 36 bits physical address space */
3cd7d1dd
JM		 57#if defined(CONFIG_USER_ONLY)
58/* It looks like a lot of Linux programs assume page size
59 * is 4kB long. This is evil, but we have to deal with it...
60 */
35cdaad6 61#define TARGET_PAGE_BITS 12
3cd7d1dd
JM		 62#else /* defined(CONFIG_USER_ONLY) */
63/* Pages can be 1 kB small */
64#define TARGET_PAGE_BITS 10
65#endif /* defined(CONFIG_USER_ONLY) */
66#else /* defined(TARGET_PPCEMB) */
67/* "standard" PowerPC 32 definitions */
68#define TARGET_PAGE_BITS 12
69#endif /* defined(TARGET_PPCEMB) */
70
8b242eba 71#define TARGET_PHYS_ADDR_SPACE_BITS 36
52705890
RH		 72#define TARGET_VIRT_ADDR_SPACE_BITS 32
73
3cd7d1dd 74#endif /* defined (TARGET_PPC64) */
3cf1e035 75
9349b4f9 76#define CPUArchState struct CPUPPCState
c2764719 77
022c62cb 78#include "exec/cpu-defs.h"
2d34fe39 79#include "cpu-qom.h"
6b4c305c 80#include "fpu/softfloat.h"
4ecc3190 81
7f70c937 82#if defined (TARGET_PPC64)
4ecd4d16 83#define PPC_ELF_MACHINE EM_PPC64
76a66253 84#else
4ecd4d16 85#define PPC_ELF_MACHINE EM_PPC
76a66253 86#endif
9042c0e2 87
e1833e1f
JM		 88/*****************************************************************************/
89/* Exception vectors definitions */
90enum {
91 POWERPC_EXCP_NONE = -1,
92 /* The 64 first entries are used by the PowerPC embedded specification */
93 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
94 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
95 POWERPC_EXCP_DSI = 2, /* Data storage exception */
96 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
97 POWERPC_EXCP_EXTERNAL = 4, /* External input */
98 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
99 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
100 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
101 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
102 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
103 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
104 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
105 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
b4095fed
JM		 106 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
107 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
e1833e1f
JM		 108 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
109 /* Vectors 16 to 31 are reserved */
e1833e1f
JM		 110 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
111 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
112 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
113 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
114 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
115 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
0ef654e3
AG		 116 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
117 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
118 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
119 /* Vectors 42 to 63 are reserved */
e1833e1f 120 /* Exceptions defined in the PowerPC server specification */
f03a1af5
BH		 121 /* Server doorbell variants */
122#define POWERPC_EXCP_SDOOR POWERPC_EXCP_GDOORI
123#define POWERPC_EXCP_SDOOR_HV POWERPC_EXCP_DOORI
e1833e1f 124 POWERPC_EXCP_RESET = 64, /* System reset exception */
e1833e1f
JM		 125 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
126 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
e1833e1f 127 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
e1833e1f 128 POWERPC_EXCP_TRACE = 68, /* Trace exception */
e1833e1f
JM		 129 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
130 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
131 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
132 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
e1833e1f
JM		 133 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
134 /* 40x specific exceptions */
135 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
136 /* 601 specific exceptions */
137 POWERPC_EXCP_IO = 75, /* IO error exception */
138 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
139 /* 602 specific exceptions */
140 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
141 /* 602/603 specific exceptions */
b4095fed 142 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
e1833e1f
JM		 143 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
144 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
145 /* Exceptions available on most PowerPC */
146 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
b4095fed
JM		 147 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
148 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
149 POWERPC_EXCP_SMI = 84, /* System management interrupt */
150 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
e1833e1f 151 /* 7xx/74xx specific exceptions */
b4095fed 152 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
e1833e1f 153 /* 74xx specific exceptions */
b4095fed 154 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
e1833e1f 155 /* 970FX specific exceptions */
b4095fed
JM		 156 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
157 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
5b46d07d 158 /* Freescale embedded cores specific exceptions */
b4095fed
JM		 159 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
160 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
161 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
162 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
1f29871c
TM		 163 /* VSX Unavailable (Power ISA 2.06 and later) */
164 POWERPC_EXCP_VSXU = 94, /* VSX Unavailable */
7019cb3d 165 POWERPC_EXCP_FU = 95, /* Facility Unavailable */
f03a1af5
BH		 166 /* Additional ISA 2.06 and later server exceptions */
167 POWERPC_EXCP_HV_EMU = 96, /* HV emulation assistance */
168 POWERPC_EXCP_HV_MAINT = 97, /* HMI */
169 POWERPC_EXCP_HV_FU = 98, /* Hypervisor Facility unavailable */
e1833e1f 170 /* EOL */
f03a1af5 171 POWERPC_EXCP_NB = 99,
5cbdb3a3 172 /* QEMU exceptions: used internally during code translation */
e1833e1f
JM		 173 POWERPC_EXCP_STOP = 0x200, /* stop translation */
174 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
5cbdb3a3 175 /* QEMU exceptions: special cases we want to stop translation */
e1833e1f
JM		 176 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
177 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
4425265b 178 POWERPC_EXCP_STCX = 0x204 /* Conditional stores in user mode */
e1833e1f
JM		 179};
180
e1833e1f
JM		 181/* Exceptions error codes */
182enum {
183 /* Exception subtypes for POWERPC_EXCP_ALIGN */
184 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
185 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
186 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
187 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
188 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
189 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
190 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
191 /* FP exceptions */
192 POWERPC_EXCP_FP = 0x10,
193 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
194 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
195 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
196 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
7c58044c 197 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
e1833e1f
JM		 198 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
199 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
200 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
201 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
202 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
203 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
204 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
205 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
206 /* Invalid instruction */
207 POWERPC_EXCP_INVAL = 0x20,
208 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
209 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
210 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
211 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
212 /* Privileged instruction */
213 POWERPC_EXCP_PRIV = 0x30,
214 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
215 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
216 /* Trap */
217 POWERPC_EXCP_TRAP = 0x40,
218};
219
a750fc0b 220#define PPC_INPUT(env) (env->bus_model)
3fc6c082 221
be147d08 222/*****************************************************************************/
c227f099 223typedef struct opc_handler_t opc_handler_t;
79aceca5 224
3fc6c082 225/*****************************************************************************/
7222b94a 226/* Types used to describe some PowerPC registers etc. */
69b058c8 227typedef struct DisasContext DisasContext;
c227f099 228typedef struct ppc_spr_t ppc_spr_t;
c227f099
AL		 229typedef union ppc_avr_t ppc_avr_t;
230typedef union ppc_tlb_t ppc_tlb_t;
1ad9f0a4 231typedef struct ppc_hash_pte64 ppc_hash_pte64_t;
76a66253 232
3fc6c082 233/* SPR access micro-ops generations callbacks */
c227f099 234struct ppc_spr_t {
69b058c8
PB		 235 void (*uea_read)(DisasContext *ctx, int gpr_num, int spr_num);
236 void (*uea_write)(DisasContext *ctx, int spr_num, int gpr_num);
76a66253 237#if !defined(CONFIG_USER_ONLY)
69b058c8
PB		 238 void (*oea_read)(DisasContext *ctx, int gpr_num, int spr_num);
239 void (*oea_write)(DisasContext *ctx, int spr_num, int gpr_num);
240 void (*hea_read)(DisasContext *ctx, int gpr_num, int spr_num);
241 void (*hea_write)(DisasContext *ctx, int spr_num, int gpr_num);
76a66253 242#endif
b55266b5 243 const char *name;
d197fdbc 244 target_ulong default_value;
d67d40ea
DG		 245#ifdef CONFIG_KVM
246 /* We (ab)use the fact that all the SPRs will have ids for the
247 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
248 * don't sync this */
249 uint64_t one_reg_id;
250#endif
3fc6c082
FB		 251};
252
253/* Altivec registers (128 bits) */
c227f099 254union ppc_avr_t {
0f6fbcbc 255 float32 f[4];
a9d9eb8f
JM		 256 uint8_t u8[16];
257 uint16_t u16[8];
258 uint32_t u32[4];
ab5f265d
AJ		 259 int8_t s8[16];
260 int16_t s16[8];
261 int32_t s32[4];
a9d9eb8f 262 uint64_t u64[2];
bb527533
TM		 263 int64_t s64[2];
264#ifdef CONFIG_INT128
265 __uint128_t u128;
266#endif
60caf221 267 Int128 s128;
3fc6c082 268};
9fddaa0c 269
3c7b48b7 270#if !defined(CONFIG_USER_ONLY)
3fc6c082 271/* Software TLB cache */
c227f099
AL		 272typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
273struct ppc6xx_tlb_t {
76a66253
JM		 274 target_ulong pte0;
275 target_ulong pte1;
276 target_ulong EPN;
1d0a48fb
JM		 277};
278
c227f099
AL		 279typedef struct ppcemb_tlb_t ppcemb_tlb_t;
280struct ppcemb_tlb_t {
b162d02e 281 uint64_t RPN;
1d0a48fb 282 target_ulong EPN;
76a66253 283 target_ulong PID;
c55e9aef
JM		 284 target_ulong size;
285 uint32_t prot;
286 uint32_t attr; /* Storage attributes */
1d0a48fb
JM		 287};
288
d1e256fe
AG		 289typedef struct ppcmas_tlb_t {
290 uint32_t mas8;
291 uint32_t mas1;
292 uint64_t mas2;
293 uint64_t mas7_3;
294} ppcmas_tlb_t;
295
c227f099 296union ppc_tlb_t {
1c53accc
AG		 297 ppc6xx_tlb_t *tlb6;
298 ppcemb_tlb_t *tlbe;
299 ppcmas_tlb_t *tlbm;
3fc6c082 300};
1c53accc
AG		 301
302/* possible TLB variants */
303#define TLB_NONE 0
304#define TLB_6XX 1
305#define TLB_EMB 2
306#define TLB_MAS 3
3c7b48b7 307#endif
3fc6c082 308
c227f099
AL		 309typedef struct ppc_slb_t ppc_slb_t;
310struct ppc_slb_t {
81762d6d
DG		 311 uint64_t esid;
312 uint64_t vsid;
cd6a9bb6 313 const struct ppc_one_seg_page_size *sps;
8eee0af9
BS		 314};
315
d83af167 316#define MAX_SLB_ENTRIES 64
81762d6d
DG		 317#define SEGMENT_SHIFT_256M 28
318#define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
319
cdaee006
DG		 320#define SEGMENT_SHIFT_1T 40
321#define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
322
323
3fc6c082
FB		 324/*****************************************************************************/
325/* Machine state register bits definition */
76a66253 326#define MSR_SF 63 /* Sixty-four-bit mode hflags */
bd928eba 327#define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
3fc6c082 328#define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
a4f30719 329#define MSR_SHV 60 /* hypervisor state hflags */
cdcdda27
AK		 330#define MSR_TS0 34 /* Transactional state, 2 bits (Book3s) */
331#define MSR_TS1 33
332#define MSR_TM 32 /* Transactional Memory Available (Book3s) */
363be49c
JM		 333#define MSR_CM 31 /* Computation mode for BookE hflags */
334#define MSR_ICM 30 /* Interrupt computation mode for BookE */
a4f30719 335#define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
71afeb61 336#define MSR_GS 28 /* guest state for BookE */
363be49c 337#define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
d26bfc9a
JM		 338#define MSR_VR 25 /* altivec available x hflags */
339#define MSR_SPE 25 /* SPE enable for BookE x hflags */
76a66253 340#define MSR_AP 23 /* Access privilege state on 602 hflags */
1f29871c 341#define MSR_VSX 23 /* Vector Scalar Extension (ISA 2.06 and later) x hflags */
76a66253 342#define MSR_SA 22 /* Supervisor access mode on 602 hflags */
3fc6c082 343#define MSR_KEY 19 /* key bit on 603e */
25ba3a68 344#define MSR_POW 18 /* Power management */
d26bfc9a
JM		 345#define MSR_TGPR 17 /* TGPR usage on 602/603 x */
346#define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
3fc6c082
FB		 347#define MSR_ILE 16 /* Interrupt little-endian mode */
348#define MSR_EE 15 /* External interrupt enable */
76a66253
JM		 349#define MSR_PR 14 /* Problem state hflags */
350#define MSR_FP 13 /* Floating point available hflags */
3fc6c082 351#define MSR_ME 12 /* Machine check interrupt enable */
76a66253 352#define MSR_FE0 11 /* Floating point exception mode 0 hflags */
d26bfc9a
JM		 353#define MSR_SE 10 /* Single-step trace enable x hflags */
354#define MSR_DWE 10 /* Debug wait enable on 405 x */
355#define MSR_UBLE 10 /* User BTB lock enable on e500 x */
356#define MSR_BE 9 /* Branch trace enable x hflags */
357#define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
76a66253 358#define MSR_FE1 8 /* Floating point exception mode 1 hflags */
3fc6c082 359#define MSR_AL 7 /* AL bit on POWER */
0411a972 360#define MSR_EP 6 /* Exception prefix on 601 */
3fc6c082 361#define MSR_IR 5 /* Instruction relocate */
3fc6c082 362#define MSR_DR 4 /* Data relocate */
9fb04491
BH		 363#define MSR_IS 5 /* Instruction address space (BookE) */
364#define MSR_DS 4 /* Data address space (BookE) */
25ba3a68 365#define MSR_PE 3 /* Protection enable on 403 */
d26bfc9a
JM		 366#define MSR_PX 2 /* Protection exclusive on 403 x */
367#define MSR_PMM 2 /* Performance monitor mark on POWER x */
368#define MSR_RI 1 /* Recoverable interrupt 1 */
369#define MSR_LE 0 /* Little-endian mode 1 hflags */
0411a972 370
1488270e
BH		 371/* LPCR bits */
372#define LPCR_VPM0 (1ull << (63 - 0))
373#define LPCR_VPM1 (1ull << (63 - 1))
374#define LPCR_ISL (1ull << (63 - 2))
375#define LPCR_KBV (1ull << (63 - 3))
88536935 376#define LPCR_DPFD_SHIFT (63 - 11)
7659ca1a 377#define LPCR_DPFD (0x7ull << LPCR_DPFD_SHIFT)
88536935
BH		 378#define LPCR_VRMASD_SHIFT (63 - 16)
379#define LPCR_VRMASD (0x1full << LPCR_VRMASD_SHIFT)
18aa49ec
SJS		 380/* P9: Power-saving mode Exit Cause Enable (Upper Section) Mask */
381#define LPCR_PECE_U_SHIFT (63 - 19)
382#define LPCR_PECE_U_MASK (0x7ull << LPCR_PECE_U_SHIFT)
383#define LPCR_HVEE (1ull << (63 - 17)) /* Hypervisor Virt Exit Enable */
88536935
BH		 384#define LPCR_RMLS_SHIFT (63 - 37)
385#define LPCR_RMLS (0xfull << LPCR_RMLS_SHIFT)
1488270e 386#define LPCR_ILE (1ull << (63 - 38))
1488270e
BH		 387#define LPCR_AIL_SHIFT (63 - 40) /* Alternate interrupt location */
388#define LPCR_AIL (3ull << LPCR_AIL_SHIFT)
18aa49ec
SJS		 389#define LPCR_UPRT (1ull << (63 - 41)) /* Use Process Table */
390#define LPCR_EVIRT (1ull << (63 - 42)) /* Enhanced Virtualisation */
88536935 391#define LPCR_ONL (1ull << (63 - 45))
18aa49ec 392#define LPCR_LD (1ull << (63 - 46)) /* Large Decrementer */
7778a575
BH		 393#define LPCR_P7_PECE0 (1ull << (63 - 49))
394#define LPCR_P7_PECE1 (1ull << (63 - 50))
395#define LPCR_P7_PECE2 (1ull << (63 - 51))
396#define LPCR_P8_PECE0 (1ull << (63 - 47))
397#define LPCR_P8_PECE1 (1ull << (63 - 48))
398#define LPCR_P8_PECE2 (1ull << (63 - 49))
399#define LPCR_P8_PECE3 (1ull << (63 - 50))
400#define LPCR_P8_PECE4 (1ull << (63 - 51))
18aa49ec
SJS		 401/* P9: Power-saving mode Exit Cause Enable (Lower Section) Mask */
402#define LPCR_PECE_L_SHIFT (63 - 51)
403#define LPCR_PECE_L_MASK (0x1full << LPCR_PECE_L_SHIFT)
404#define LPCR_PDEE (1ull << (63 - 47)) /* Privileged Doorbell Exit EN */
405#define LPCR_HDEE (1ull << (63 - 48)) /* Hyperv Doorbell Exit Enable */
406#define LPCR_EEE (1ull << (63 - 49)) /* External Exit Enable */
407#define LPCR_DEE (1ull << (63 - 50)) /* Decrementer Exit Enable */
408#define LPCR_OEE (1ull << (63 - 51)) /* Other Exit Enable */
88536935 409#define LPCR_MER (1ull << (63 - 52))
18aa49ec 410#define LPCR_GTSE (1ull << (63 - 53)) /* Guest Translation Shootdown */
88536935 411#define LPCR_TC (1ull << (63 - 54))
18aa49ec 412#define LPCR_HEIC (1ull << (63 - 59)) /* HV Extern Interrupt Control */
88536935
BH		 413#define LPCR_LPES0 (1ull << (63 - 60))
414#define LPCR_LPES1 (1ull << (63 - 61))
415#define LPCR_RMI (1ull << (63 - 62))
18aa49ec 416#define LPCR_HVICE (1ull << (63 - 62)) /* HV Virtualisation Int Enable */
88536935 417#define LPCR_HDICE (1ull << (63 - 63))
1e0c7e55 418
0411a972
JM		 419#define msr_sf ((env->msr >> MSR_SF) & 1)
420#define msr_isf ((env->msr >> MSR_ISF) & 1)
a4f30719 421#define msr_shv ((env->msr >> MSR_SHV) & 1)
0411a972
JM		 422#define msr_cm ((env->msr >> MSR_CM) & 1)
423#define msr_icm ((env->msr >> MSR_ICM) & 1)
a4f30719 424#define msr_thv ((env->msr >> MSR_THV) & 1)
71afeb61 425#define msr_gs ((env->msr >> MSR_GS) & 1)
0411a972
JM		 426#define msr_ucle ((env->msr >> MSR_UCLE) & 1)
427#define msr_vr ((env->msr >> MSR_VR) & 1)
f9320410 428#define msr_spe ((env->msr >> MSR_SPE) & 1)
0411a972 429#define msr_ap ((env->msr >> MSR_AP) & 1)
1f29871c 430#define msr_vsx ((env->msr >> MSR_VSX) & 1)
0411a972
JM		 431#define msr_sa ((env->msr >> MSR_SA) & 1)
432#define msr_key ((env->msr >> MSR_KEY) & 1)
433#define msr_pow ((env->msr >> MSR_POW) & 1)
434#define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
435#define msr_ce ((env->msr >> MSR_CE) & 1)
436#define msr_ile ((env->msr >> MSR_ILE) & 1)
437#define msr_ee ((env->msr >> MSR_EE) & 1)
438#define msr_pr ((env->msr >> MSR_PR) & 1)
439#define msr_fp ((env->msr >> MSR_FP) & 1)
440#define msr_me ((env->msr >> MSR_ME) & 1)
441#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
442#define msr_se ((env->msr >> MSR_SE) & 1)
443#define msr_dwe ((env->msr >> MSR_DWE) & 1)
444#define msr_uble ((env->msr >> MSR_UBLE) & 1)
445#define msr_be ((env->msr >> MSR_BE) & 1)
446#define msr_de ((env->msr >> MSR_DE) & 1)
447#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
448#define msr_al ((env->msr >> MSR_AL) & 1)
449#define msr_ep ((env->msr >> MSR_EP) & 1)
450#define msr_ir ((env->msr >> MSR_IR) & 1)
451#define msr_dr ((env->msr >> MSR_DR) & 1)
9fb04491
BH		 452#define msr_is ((env->msr >> MSR_IS) & 1)
453#define msr_ds ((env->msr >> MSR_DS) & 1)
0411a972
JM		 454#define msr_pe ((env->msr >> MSR_PE) & 1)
455#define msr_px ((env->msr >> MSR_PX) & 1)
456#define msr_pmm ((env->msr >> MSR_PMM) & 1)
457#define msr_ri ((env->msr >> MSR_RI) & 1)
458#define msr_le ((env->msr >> MSR_LE) & 1)
cdcdda27
AK		 459#define msr_ts ((env->msr >> MSR_TS1) & 3)
460#define msr_tm ((env->msr >> MSR_TM) & 1)
461
a4f30719
JM		 462/* Hypervisor bit is more specific */
463#if defined(TARGET_PPC64)
464#define MSR_HVB (1ULL << MSR_SHV)
465#define msr_hv msr_shv
466#else
467#if defined(PPC_EMULATE_32BITS_HYPV)
468#define MSR_HVB (1ULL << MSR_THV)
469#define msr_hv msr_thv
a4f30719
JM		 470#else
471#define MSR_HVB (0ULL)
472#define msr_hv (0)
473#endif
474#endif
79aceca5 475
da82c73a
SJS		 476/* DSISR */
477#define DSISR_NOPTE 0x40000000
478/* Not permitted by access authority of encoded access authority */
479#define DSISR_PROTFAULT 0x08000000
480#define DSISR_ISSTORE 0x02000000
481/* Not permitted by virtual page class key protection */
482#define DSISR_AMR 0x00200000
483
a6152b52
SJS		 484/* SRR1 error code fields */
485
da82c73a
SJS		 486#define SRR1_NOPTE DSISR_NOPTE
487/* Not permitted due to no-execute or guard bit set */
07a68f99 488#define SRR1_NOEXEC_GUARD 0x10000000
da82c73a
SJS		 489#define SRR1_PROTFAULT DSISR_PROTFAULT
490#define SRR1_IAMR DSISR_AMR
a6152b52 491
7019cb3d
AK		 492/* Facility Status and Control (FSCR) bits */
493#define FSCR_EBB (63 - 56) /* Event-Based Branch Facility */
494#define FSCR_TAR (63 - 55) /* Target Address Register */
495/* Interrupt cause mask and position in FSCR. HFSCR has the same format */
496#define FSCR_IC_MASK (0xFFULL)
497#define FSCR_IC_POS (63 - 7)
498#define FSCR_IC_DSCR_SPR3 2
499#define FSCR_IC_PMU 3
500#define FSCR_IC_BHRB 4
501#define FSCR_IC_TM 5
502#define FSCR_IC_EBB 7
503#define FSCR_IC_TAR 8
504
a586e548 505/* Exception state register bits definition */
542df9bf
AG		 506#define ESR_PIL (1 << (63 - 36)) /* Illegal Instruction */
507#define ESR_PPR (1 << (63 - 37)) /* Privileged Instruction */
508#define ESR_PTR (1 << (63 - 38)) /* Trap */
509#define ESR_FP (1 << (63 - 39)) /* Floating-Point Operation */
510#define ESR_ST (1 << (63 - 40)) /* Store Operation */
511#define ESR_AP (1 << (63 - 44)) /* Auxiliary Processor Operation */
512#define ESR_PUO (1 << (63 - 45)) /* Unimplemented Operation */
513#define ESR_BO (1 << (63 - 46)) /* Byte Ordering */
514#define ESR_PIE (1 << (63 - 47)) /* Imprecise exception */
515#define ESR_DATA (1 << (63 - 53)) /* Data Access (Embedded page table) */
516#define ESR_TLBI (1 << (63 - 54)) /* TLB Ineligible (Embedded page table) */
517#define ESR_PT (1 << (63 - 55)) /* Page Table (Embedded page table) */
518#define ESR_SPV (1 << (63 - 56)) /* SPE/VMX operation */
519#define ESR_EPID (1 << (63 - 57)) /* External Process ID operation */
520#define ESR_VLEMI (1 << (63 - 58)) /* VLE operation */
521#define ESR_MIF (1 << (63 - 62)) /* Misaligned instruction (VLE) */
a586e548 522
aac86237
TM		 523/* Transaction EXception And Summary Register bits */
524#define TEXASR_FAILURE_PERSISTENT (63 - 7)
525#define TEXASR_DISALLOWED (63 - 8)
526#define TEXASR_NESTING_OVERFLOW (63 - 9)
527#define TEXASR_FOOTPRINT_OVERFLOW (63 - 10)
528#define TEXASR_SELF_INDUCED_CONFLICT (63 - 11)
529#define TEXASR_NON_TRANSACTIONAL_CONFLICT (63 - 12)
530#define TEXASR_TRANSACTION_CONFLICT (63 - 13)
531#define TEXASR_TRANSLATION_INVALIDATION_CONFLICT (63 - 14)
532#define TEXASR_IMPLEMENTATION_SPECIFIC (63 - 15)
533#define TEXASR_INSTRUCTION_FETCH_CONFLICT (63 - 16)
534#define TEXASR_ABORT (63 - 31)
535#define TEXASR_SUSPENDED (63 - 32)
536#define TEXASR_PRIVILEGE_HV (63 - 34)
537#define TEXASR_PRIVILEGE_PR (63 - 35)
538#define TEXASR_FAILURE_SUMMARY (63 - 36)
539#define TEXASR_TFIAR_EXACT (63 - 37)
540#define TEXASR_ROT (63 - 38)
541#define TEXASR_TRANSACTION_LEVEL (63 - 52) /* 12 bits */
542
d26bfc9a 543enum {
4018bae9 544 POWERPC_FLAG_NONE = 0x00000000,
d26bfc9a 545 /* Flag for MSR bit 25 signification (VRE/SPE) */
4018bae9
JM		 546 POWERPC_FLAG_SPE = 0x00000001,
547 POWERPC_FLAG_VRE = 0x00000002,
d26bfc9a 548 /* Flag for MSR bit 17 signification (TGPR/CE) */
4018bae9
JM		 549 POWERPC_FLAG_TGPR = 0x00000004,
550 POWERPC_FLAG_CE = 0x00000008,
d26bfc9a 551 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
4018bae9
JM		 552 POWERPC_FLAG_SE = 0x00000010,
553 POWERPC_FLAG_DWE = 0x00000020,
554 POWERPC_FLAG_UBLE = 0x00000040,
d26bfc9a 555 /* Flag for MSR bit 9 signification (BE/DE) */
4018bae9
JM		 556 POWERPC_FLAG_BE = 0x00000080,
557 POWERPC_FLAG_DE = 0x00000100,
a4f30719 558 /* Flag for MSR bit 2 signification (PX/PMM) */
4018bae9
JM		 559 POWERPC_FLAG_PX = 0x00000200,
560 POWERPC_FLAG_PMM = 0x00000400,
561 /* Flag for special features */
562 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
563 POWERPC_FLAG_RTC_CLK = 0x00010000,
564 POWERPC_FLAG_BUS_CLK = 0x00020000,
697ab892
DG		 565 /* Has CFAR */
566 POWERPC_FLAG_CFAR = 0x00040000,
74f23997
TM		 567 /* Has VSX */
568 POWERPC_FLAG_VSX = 0x00080000,
e43668a7
TM		 569 /* Has Transaction Memory (ISA 2.07) */
570 POWERPC_FLAG_TM = 0x00100000,
d26bfc9a
JM		 571};
572
7c58044c
JM		 573/*****************************************************************************/
574/* Floating point status and control register */
575#define FPSCR_FX 31 /* Floating-point exception summary */
576#define FPSCR_FEX 30 /* Floating-point enabled exception summary */
577#define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
578#define FPSCR_OX 28 /* Floating-point overflow exception */
579#define FPSCR_UX 27 /* Floating-point underflow exception */
580#define FPSCR_ZX 26 /* Floating-point zero divide exception */
581#define FPSCR_XX 25 /* Floating-point inexact exception */
582#define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
583#define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
584#define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
585#define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
586#define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
587#define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
588#define FPSCR_FR 18 /* Floating-point fraction rounded */
589#define FPSCR_FI 17 /* Floating-point fraction inexact */
590#define FPSCR_C 16 /* Floating-point result class descriptor */
591#define FPSCR_FL 15 /* Floating-point less than or negative */
592#define FPSCR_FG 14 /* Floating-point greater than or negative */
593#define FPSCR_FE 13 /* Floating-point equal or zero */
594#define FPSCR_FU 12 /* Floating-point unordered or NaN */
595#define FPSCR_FPCC 12 /* Floating-point condition code */
596#define FPSCR_FPRF 12 /* Floating-point result flags */
597#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
598#define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
599#define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
600#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
601#define FPSCR_OE 6 /* Floating-point overflow exception enable */
602#define FPSCR_UE 5 /* Floating-point undeflow exception enable */
603#define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
604#define FPSCR_XE 3 /* Floating-point inexact exception enable */
605#define FPSCR_NI 2 /* Floating-point non-IEEE mode */
606#define FPSCR_RN1 1
607#define FPSCR_RN 0 /* Floating-point rounding control */
608#define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
609#define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
610#define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
611#define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
612#define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
613#define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
614#define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
615#define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
616#define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
617#define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
618#define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
619#define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
620#define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
621#define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
622#define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
623#define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
624#define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
625#define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
626#define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
627#define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
628#define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
629#define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
630#define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
631/* Invalid operation exception summary */
632#define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
633 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
634 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
635 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
636 (1 << FPSCR_VXCVI)))
637/* exception summary */
638#define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
639/* enabled exception summary */
640#define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
641 0x1F)
642
dbdc13a1
MS		 643#define FP_FX (1ull << FPSCR_FX)
644#define FP_FEX (1ull << FPSCR_FEX)
fc03cfef 645#define FP_VX (1ull << FPSCR_VX)
dbdc13a1 646#define FP_OX (1ull << FPSCR_OX)
dbdc13a1 647#define FP_UX (1ull << FPSCR_UX)
dbdc13a1 648#define FP_ZX (1ull << FPSCR_ZX)
fc03cfef 649#define FP_XX (1ull << FPSCR_XX)
dbdc13a1
MS		 650#define FP_VXSNAN (1ull << FPSCR_VXSNAN)
651#define FP_VXISI (1ull << FPSCR_VXISI)
dbdc13a1 652#define FP_VXIDI (1ull << FPSCR_VXIDI)
fc03cfef
JC		 653#define FP_VXZDZ (1ull << FPSCR_VXZDZ)
654#define FP_VXIMZ (1ull << FPSCR_VXIMZ)
dbdc13a1 655#define FP_VXVC (1ull << FPSCR_VXVC)
fc03cfef
JC		 656#define FP_FR (1ull << FSPCR_FR)
657#define FP_FI (1ull << FPSCR_FI)
658#define FP_C (1ull << FPSCR_C)
659#define FP_FL (1ull << FPSCR_FL)
660#define FP_FG (1ull << FPSCR_FG)
661#define FP_FE (1ull << FPSCR_FE)
662#define FP_FU (1ull << FPSCR_FU)
663#define FP_FPCC (FP_FL | FP_FG | FP_FE | FP_FU)
664#define FP_FPRF (FP_C | FP_FL | FP_FG | FP_FE | FP_FU)
665#define FP_VXSOFT (1ull << FPSCR_VXSOFT)
666#define FP_VXSQRT (1ull << FPSCR_VXSQRT)
dbdc13a1
MS		 667#define FP_VXCVI (1ull << FPSCR_VXCVI)
668#define FP_VE (1ull << FPSCR_VE)
fc03cfef
JC		 669#define FP_OE (1ull << FPSCR_OE)
670#define FP_UE (1ull << FPSCR_UE)
671#define FP_ZE (1ull << FPSCR_ZE)
672#define FP_XE (1ull << FPSCR_XE)
673#define FP_NI (1ull << FPSCR_NI)
674#define FP_RN1 (1ull << FPSCR_RN1)
675#define FP_RN (1ull << FPSCR_RN)
dbdc13a1 676
d1277156
JC		 677/* the exception bits which can be cleared by mcrfs - includes FX */
678#define FP_EX_CLEAR_BITS (FP_FX | FP_OX | FP_UX | FP_ZX | \
679 FP_XX | FP_VXSNAN | FP_VXISI | FP_VXIDI | \
680 FP_VXZDZ | FP_VXIMZ | FP_VXVC | FP_VXSOFT | \
681 FP_VXSQRT | FP_VXCVI)
682
7c58044c 683/*****************************************************************************/
6fa724a3
AJ		 684/* Vector status and control register */
685#define VSCR_NJ 16 /* Vector non-java */
686#define VSCR_SAT 0 /* Vector saturation */
687#define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
688#define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
689
01662f3e
AG		 690/*****************************************************************************/
691/* BookE e500 MMU registers */
692
693#define MAS0_NV_SHIFT 0
694#define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
695
696#define MAS0_WQ_SHIFT 12
697#define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
698/* Write TLB entry regardless of reservation */
699#define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
700/* Write TLB entry only already in use */
701#define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
702/* Clear TLB entry */
703#define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
704
705#define MAS0_HES_SHIFT 14
706#define MAS0_HES (1 << MAS0_HES_SHIFT)
707
708#define MAS0_ESEL_SHIFT 16
709#define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
710
711#define MAS0_TLBSEL_SHIFT 28
712#define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
713#define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
714#define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
715#define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
716#define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
717
718#define MAS0_ATSEL_SHIFT 31
719#define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
720#define MAS0_ATSEL_TLB 0
721#define MAS0_ATSEL_LRAT MAS0_ATSEL
722
2bd9543c
SW		 723#define MAS1_TSIZE_SHIFT 7
724#define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
01662f3e
AG		 725
726#define MAS1_TS_SHIFT 12
727#define MAS1_TS (1 << MAS1_TS_SHIFT)
728
729#define MAS1_IND_SHIFT 13
730#define MAS1_IND (1 << MAS1_IND_SHIFT)
731
732#define MAS1_TID_SHIFT 16
733#define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
734
735#define MAS1_IPROT_SHIFT 30
736#define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
737
738#define MAS1_VALID_SHIFT 31
739#define MAS1_VALID 0x80000000
740
741#define MAS2_EPN_SHIFT 12
96091698 742#define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
01662f3e
AG		 743
744#define MAS2_ACM_SHIFT 6
745#define MAS2_ACM (1 << MAS2_ACM_SHIFT)
746
747#define MAS2_VLE_SHIFT 5
748#define MAS2_VLE (1 << MAS2_VLE_SHIFT)
749
750#define MAS2_W_SHIFT 4
751#define MAS2_W (1 << MAS2_W_SHIFT)
752
753#define MAS2_I_SHIFT 3
754#define MAS2_I (1 << MAS2_I_SHIFT)
755
756#define MAS2_M_SHIFT 2
757#define MAS2_M (1 << MAS2_M_SHIFT)
758
759#define MAS2_G_SHIFT 1
760#define MAS2_G (1 << MAS2_G_SHIFT)
761
762#define MAS2_E_SHIFT 0
763#define MAS2_E (1 << MAS2_E_SHIFT)
764
765#define MAS3_RPN_SHIFT 12
766#define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
767
768#define MAS3_U0 0x00000200
769#define MAS3_U1 0x00000100
770#define MAS3_U2 0x00000080
771#define MAS3_U3 0x00000040
772#define MAS3_UX 0x00000020
773#define MAS3_SX 0x00000010
774#define MAS3_UW 0x00000008
775#define MAS3_SW 0x00000004
776#define MAS3_UR 0x00000002
777#define MAS3_SR 0x00000001
778#define MAS3_SPSIZE_SHIFT 1
779#define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
780
781#define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
782#define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
783#define MAS4_TIDSELD_MASK 0x00030000
784#define MAS4_TIDSELD_PID0 0x00000000
785#define MAS4_TIDSELD_PID1 0x00010000
786#define MAS4_TIDSELD_PID2 0x00020000
787#define MAS4_TIDSELD_PIDZ 0x00030000
788#define MAS4_INDD 0x00008000 /* Default IND */
789#define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
790#define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
791#define MAS4_ACMD 0x00000040
792#define MAS4_VLED 0x00000020
793#define MAS4_WD 0x00000010
794#define MAS4_ID 0x00000008
795#define MAS4_MD 0x00000004
796#define MAS4_GD 0x00000002
797#define MAS4_ED 0x00000001
798#define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
799#define MAS4_WIMGED_SHIFT 0
800
801#define MAS5_SGS 0x80000000
802#define MAS5_SLPID_MASK 0x00000fff
803
804#define MAS6_SPID0 0x3fff0000
805#define MAS6_SPID1 0x00007ffe
806#define MAS6_ISIZE(x) MAS1_TSIZE(x)
807#define MAS6_SAS 0x00000001
808#define MAS6_SPID MAS6_SPID0
809#define MAS6_SIND 0x00000002 /* Indirect page */
810#define MAS6_SIND_SHIFT 1
811#define MAS6_SPID_MASK 0x3fff0000
812#define MAS6_SPID_SHIFT 16
813#define MAS6_ISIZE_MASK 0x00000f80
814#define MAS6_ISIZE_SHIFT 7
815
816#define MAS7_RPN 0xffffffff
817
818#define MAS8_TGS 0x80000000
819#define MAS8_VF 0x40000000
820#define MAS8_TLBPID 0x00000fff
821
822/* Bit definitions for MMUCFG */
823#define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
824#define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
825#define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
826#define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
827#define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
828#define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
829#define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
830#define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
831#define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
832
833/* Bit definitions for MMUCSR0 */
834#define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
835#define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
836#define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
837#define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
838#define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
839 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
840#define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
841#define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
842#define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
843#define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
844
845/* TLBnCFG encoding */
846#define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
847#define TLBnCFG_HES 0x00002000 /* HW select supported */
848#define TLBnCFG_AVAIL 0x00004000 /* variable page size */
849#define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
850#define TLBnCFG_GTWE 0x00010000 /* Guest can write */
851#define TLBnCFG_IND 0x00020000 /* IND entries supported */
852#define TLBnCFG_PT 0x00040000 /* Can load from page table */
853#define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
854#define TLBnCFG_MINSIZE_SHIFT 20
855#define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
856#define TLBnCFG_MAXSIZE_SHIFT 16
857#define TLBnCFG_ASSOC 0xff000000 /* Associativity */
858#define TLBnCFG_ASSOC_SHIFT 24
859
860/* TLBnPS encoding */
861#define TLBnPS_4K 0x00000004
862#define TLBnPS_8K 0x00000008
863#define TLBnPS_16K 0x00000010
864#define TLBnPS_32K 0x00000020
865#define TLBnPS_64K 0x00000040
866#define TLBnPS_128K 0x00000080
867#define TLBnPS_256K 0x00000100
868#define TLBnPS_512K 0x00000200
869#define TLBnPS_1M 0x00000400
870#define TLBnPS_2M 0x00000800
871#define TLBnPS_4M 0x00001000
872#define TLBnPS_8M 0x00002000
873#define TLBnPS_16M 0x00004000
874#define TLBnPS_32M 0x00008000
875#define TLBnPS_64M 0x00010000
876#define TLBnPS_128M 0x00020000
877#define TLBnPS_256M 0x00040000
878#define TLBnPS_512M 0x00080000
879#define TLBnPS_1G 0x00100000
880#define TLBnPS_2G 0x00200000
881#define TLBnPS_4G 0x00400000
882#define TLBnPS_8G 0x00800000
883#define TLBnPS_16G 0x01000000
884#define TLBnPS_32G 0x02000000
885#define TLBnPS_64G 0x04000000
886#define TLBnPS_128G 0x08000000
887#define TLBnPS_256G 0x10000000
888
889/* tlbilx action encoding */
890#define TLBILX_T_ALL 0
891#define TLBILX_T_TID 1
892#define TLBILX_T_FULLMATCH 3
893#define TLBILX_T_CLASS0 4
894#define TLBILX_T_CLASS1 5
895#define TLBILX_T_CLASS2 6
896#define TLBILX_T_CLASS3 7
897
898/* BookE 2.06 helper defines */
899
900#define BOOKE206_FLUSH_TLB0 (1 << 0)
901#define BOOKE206_FLUSH_TLB1 (1 << 1)
902#define BOOKE206_FLUSH_TLB2 (1 << 2)
903#define BOOKE206_FLUSH_TLB3 (1 << 3)
904
905/* number of possible TLBs */
906#define BOOKE206_MAX_TLBN 4
907
58e00a24
AG		 908/*****************************************************************************/
909/* Embedded.Processor Control */
910
911#define DBELL_TYPE_SHIFT 27
912#define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
913#define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
914#define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
915#define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
916#define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
917#define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
918
919#define DBELL_BRDCAST (1 << 26)
920#define DBELL_LPIDTAG_SHIFT 14
921#define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
922#define DBELL_PIRTAG_MASK 0x3fff
923
4656e1f0
BH		 924/*****************************************************************************/
925/* Segment page size information, used by recent hash MMUs
926 * The format of this structure mirrors kvm_ppc_smmu_info
927 */
928
929#define PPC_PAGE_SIZES_MAX_SZ 8
930
931struct ppc_one_page_size {
932 uint32_t page_shift; /* Page shift (or 0) */
933 uint32_t pte_enc; /* Encoding in the HPTE (>>12) */
934};
935
936struct ppc_one_seg_page_size {
937 uint32_t page_shift; /* Base page shift of segment (or 0) */
938 uint32_t slb_enc; /* SLB encoding for BookS */
939 struct ppc_one_page_size enc[PPC_PAGE_SIZES_MAX_SZ];
940};
941
942struct ppc_segment_page_sizes {
943 struct ppc_one_seg_page_size sps[PPC_PAGE_SIZES_MAX_SZ];
944};
945
c64abd1f
SB		 946struct ppc_radix_page_info {
947 uint32_t count;
948 uint32_t entries[PPC_PAGE_SIZES_MAX_SZ];
949};
4656e1f0 950
6fa724a3 951/*****************************************************************************/
7c58044c 952/* The whole PowerPC CPU context */
9fb04491 953#define NB_MMU_MODES 8
6ebbf390 954
54ff58bb
BR		 955#define PPC_CPU_OPCODES_LEN 0x40
956#define PPC_CPU_INDIRECT_OPCODES_LEN 0x20
b048960f 957
3fc6c082
FB		 958struct CPUPPCState {
959 /* First are the most commonly used resources
960 * during translated code execution
961 */
79aceca5 962 /* general purpose registers */
bd7d9a6d 963 target_ulong gpr[32];
3cd7d1dd 964 /* Storage for GPR MSB, used by the SPE extension */
bd7d9a6d 965 target_ulong gprh[32];
3fc6c082
FB		 966 /* LR */
967 target_ulong lr;
968 /* CTR */
969 target_ulong ctr;
970 /* condition register */
47e4661c 971 uint32_t crf[8];
697ab892
DG		 972#if defined(TARGET_PPC64)
973 /* CFAR */
974 target_ulong cfar;
975#endif
da91a00f 976 /* XER (with SO, OV, CA split out) */
3d7b417e 977 target_ulong xer;
da91a00f
RH		 978 target_ulong so;
979 target_ulong ov;
980 target_ulong ca;
dd09c361
ND		 981 target_ulong ov32;
982 target_ulong ca32;
79aceca5 983 /* Reservation address */
18b21a2f
NF		 984 target_ulong reserve_addr;
985 /* Reservation value */
986 target_ulong reserve_val;
9c294d5a 987 target_ulong reserve_val2;
4425265b
NF		 988 /* Reservation store address */
989 target_ulong reserve_ea;
990 /* Reserved store source register and size */
991 target_ulong reserve_info;
3fc6c082
FB		 992
993 /* Those ones are used in supervisor mode only */
79aceca5 994 /* machine state register */
0411a972 995 target_ulong msr;
3fc6c082 996 /* temporary general purpose registers */
bd7d9a6d 997 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
3fc6c082
FB		 998
999 /* Floating point execution context */
4ecc3190 1000 float_status fp_status;
3fc6c082
FB		 1001 /* floating point registers */
1002 float64 fpr[32];
1003 /* floating point status and control register */
30304420 1004 target_ulong fpscr;
4ecc3190 1005
cb2dbfc3
AJ		 1006 /* Next instruction pointer */
1007 target_ulong nip;
a316d335 1008
ac9eb073
FB		 1009 int access_type; /* when a memory exception occurs, the access
1010 type is stored here */
a541f297 1011
cb2dbfc3
AJ		 1012 CPU_COMMON
1013
f2e63a42
JM		 1014 /* MMU context - only relevant for full system emulation */
1015#if !defined(CONFIG_USER_ONLY)
1016#if defined(TARGET_PPC64)
f2e63a42 1017 /* PowerPC 64 SLB area */
d83af167 1018 ppc_slb_t slb[MAX_SLB_ENTRIES];
a90db158 1019 int32_t slb_nr;
cd0c6f47 1020 /* tcg TLB needs flush (deferred slb inval instruction typically) */
f2e63a42 1021#endif
3fc6c082 1022 /* segment registers */
74d37793 1023 target_ulong sr[32];
3fc6c082 1024 /* BATs */
a90db158 1025 uint32_t nb_BATs;
3fc6c082
FB		 1026 target_ulong DBAT[2][8];
1027 target_ulong IBAT[2][8];
01662f3e 1028 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
a90db158 1029 int32_t nb_tlb; /* Total number of TLB */
f2e63a42
JM		 1030 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
1031 int nb_ways; /* Number of ways in the TLB set */
1032 int last_way; /* Last used way used to allocate TLB in a LRU way */
1033 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
1034 int nb_pids; /* Number of available PID registers */
1c53accc
AG		 1035 int tlb_type; /* Type of TLB we're dealing with */
1036 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
f2e63a42
JM		 1037 /* 403 dedicated access protection registers */
1038 target_ulong pb[4];
93dd5e85
SW		 1039 bool tlb_dirty; /* Set to non-zero when modifying TLB */
1040 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
c5a8d8f3 1041 uint32_t tlb_need_flush; /* Delayed flush needed */
a8a6d53e 1042#define TLB_NEED_LOCAL_FLUSH 0x1
d76ab5e1 1043#define TLB_NEED_GLOBAL_FLUSH 0x2
f2e63a42 1044#endif
9fddaa0c 1045
3fc6c082
FB		 1046 /* Other registers */
1047 /* Special purpose registers */
1048 target_ulong spr[1024];
c227f099 1049 ppc_spr_t spr_cb[1024];
3fc6c082 1050 /* Altivec registers */
c227f099 1051 ppc_avr_t avr[32];
3fc6c082 1052 uint32_t vscr;
30304420
DG		 1053 /* VSX registers */
1054 uint64_t vsr[32];
d9bce9d9 1055 /* SPE registers */
2231ef10 1056 uint64_t spe_acc;
d9bce9d9 1057 uint32_t spe_fscr;
fbd265b6
AJ		 1058 /* SPE and Altivec can share a status since they will never be used
1059 * simultaneously */
1060 float_status vec_status;
3fc6c082
FB		 1061
1062 /* Internal devices resources */
9fddaa0c 1063 /* Time base and decrementer */
c227f099 1064 ppc_tb_t *tb_env;
3fc6c082 1065 /* Device control registers */
c227f099 1066 ppc_dcr_t *dcr_env;
3fc6c082 1067
d63001d1
JM		 1068 int dcache_line_size;
1069 int icache_line_size;
1070
3fc6c082
FB		 1071 /* Those resources are used during exception processing */
1072 /* CPU model definition */
a750fc0b 1073 target_ulong msr_mask;
c227f099
AL		 1074 powerpc_mmu_t mmu_model;
1075 powerpc_excp_t excp_model;
1076 powerpc_input_t bus_model;
237c0af0 1077 int bfd_mach;
3fc6c082 1078 uint32_t flags;
c29b735c 1079 uint64_t insns_flags;
a5858d7a 1080 uint64_t insns_flags2;
4656e1f0
BH		 1081#if defined(TARGET_PPC64)
1082 struct ppc_segment_page_sizes sps;
912acdf4
BH		 1083 ppc_slb_t vrma_slb;
1084 target_ulong rmls;
90da0d5a 1085 bool ci_large_pages;
4656e1f0 1086#endif
3fc6c082 1087
ed120055 1088#if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
ac7d12ba
DG		 1089 uint64_t vpa_addr;
1090 uint64_t slb_shadow_addr, slb_shadow_size;
1091 uint64_t dtl_addr, dtl_size;
ed120055
DG		 1092#endif /* TARGET_PPC64 */
1093
3fc6c082 1094 int error_code;
47103572 1095 uint32_t pending_interrupts;
e9df014c 1096#if !defined(CONFIG_USER_ONLY)
4abf79a4 1097 /* This is the IRQ controller, which is implementation dependent
e9df014c
JM		 1098 * and only relevant when emulating a complete machine.
1099 */
1100 uint32_t irq_input_state;
1101 void **irq_inputs;
e1833e1f
JM		 1102 /* Exception vectors */
1103 target_ulong excp_vectors[POWERPC_EXCP_NB];
1104 target_ulong excp_prefix;
1105 target_ulong ivor_mask;
1106 target_ulong ivpr_mask;
d63001d1 1107 target_ulong hreset_vector;
68c2dd70
AG		 1108 hwaddr mpic_iack;
1109 /* true when the external proxy facility mode is enabled */
1110 bool mpic_proxy;
932ccbdd
BH		 1111 /* set when the processor has an HV mode, thus HV priv
1112 * instructions and SPRs are diallowed if MSR:HV is 0
1113 */
1114 bool has_hv_mode;
7778a575
BH		 1115 /* On P7/P8, set when in PM state, we need to handle resume
1116 * in a special way (such as routing some resume causes to
1117 * 0x100), so flag this here.
1118 */
1119 bool in_pm_state;
e9df014c 1120#endif
3fc6c082
FB		 1121
1122 /* Those resources are used only during code translation */
3fc6c082 1123 /* opcode handlers */
b048960f 1124 opc_handler_t *opcodes[PPC_CPU_OPCODES_LEN];
3fc6c082 1125
5cbdb3a3 1126 /* Those resources are used only in QEMU core */
056401ea 1127 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
4abf79a4 1128 target_ulong hflags_nmsr; /* specific hflags, not coming from MSR */
9fb04491
BH		 1129 int immu_idx; /* precomputed MMU index to speed up insn access */
1130 int dmmu_idx; /* precomputed MMU index to speed up data accesses */
3fc6c082 1131
9fddaa0c 1132 /* Power management */
cd346349 1133 int (*check_pow)(CPUPPCState *env);
a541f297 1134
2c50e26e
EI		 1135#if !defined(CONFIG_USER_ONLY)
1136 void *load_info; /* Holds boot loading state. */
1137#endif
ddd1055b
FC		 1138
1139 /* booke timers */
1140
1141 /* Specifies bit locations of the Time Base used to signal a fixed timer
1142 * exception on a transition from 0 to 1. (watchdog or fixed-interval timer)
1143 *
1144 * 0 selects the least significant bit.
1145 * 63 selects the most significant bit.
1146 */
1147 uint8_t fit_period[4];
1148 uint8_t wdt_period[4];
80b3f79b
AK		 1149
1150 /* Transactional memory state */
1151 target_ulong tm_gpr[32];
1152 ppc_avr_t tm_vsr[64];
1153 uint64_t tm_cr;
1154 uint64_t tm_lr;
1155 uint64_t tm_ctr;
1156 uint64_t tm_fpscr;
1157 uint64_t tm_amr;
1158 uint64_t tm_ppr;
1159 uint64_t tm_vrsave;
1160 uint32_t tm_vscr;
1161 uint64_t tm_dscr;
1162 uint64_t tm_tar;
3fc6c082 1163};
79aceca5 1164
ddd1055b
FC		 1165#define SET_FIT_PERIOD(a_, b_, c_, d_) \
1166do { \
1167 env->fit_period[0] = (a_); \
1168 env->fit_period[1] = (b_); \
1169 env->fit_period[2] = (c_); \
1170 env->fit_period[3] = (d_); \
1171 } while (0)
1172
1173#define SET_WDT_PERIOD(a_, b_, c_, d_) \
1174do { \
1175 env->wdt_period[0] = (a_); \
1176 env->wdt_period[1] = (b_); \
1177 env->wdt_period[2] = (c_); \
1178 env->wdt_period[3] = (d_); \
1179 } while (0)
1180
1d1be34d
DG		 1181typedef struct PPCVirtualHypervisor PPCVirtualHypervisor;
1182typedef struct PPCVirtualHypervisorClass PPCVirtualHypervisorClass;
1183
2d34fe39
PB		 1184/**
1185 * PowerPCCPU:
1186 * @env: #CPUPPCState
1187 * @cpu_dt_id: CPU index used in the device tree. KVM uses this index too
1188 * @max_compat: Maximal supported logical PVR from the command line
d6e166c0 1189 * @compat_pvr: Current logical PVR, zero if in "raw" mode
2d34fe39
PB		 1190 *
1191 * A PowerPC CPU.
1192 */
1193struct PowerPCCPU {
1194 /*< private >*/
1195 CPUState parent_obj;
1196 /*< public >*/
1197
1198 CPUPPCState env;
1199 int cpu_dt_id;
1200 uint32_t max_compat;
d6e166c0 1201 uint32_t compat_pvr;
1d1be34d 1202 PPCVirtualHypervisor *vhyp;
ad5d1add 1203 Object *intc;
16a2497b 1204
146c11f1
DG		 1205 /* Fields related to migration compatibility hacks */
1206 bool pre_2_8_migration;
16a2497b
DG		 1207 target_ulong mig_msr_mask;
1208 uint64_t mig_insns_flags;
1209 uint64_t mig_insns_flags2;
1210 uint32_t mig_nb_BATs;
2d34fe39
PB		 1211};
1212
1213static inline PowerPCCPU *ppc_env_get_cpu(CPUPPCState *env)
1214{
1215 return container_of(env, PowerPCCPU, env);
1216}
1217
1218#define ENV_GET_CPU(e) CPU(ppc_env_get_cpu(e))
1219
1220#define ENV_OFFSET offsetof(PowerPCCPU, env)
1221
1222PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr);
1223PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr);
1224
1d1be34d
DG		 1225struct PPCVirtualHypervisor {
1226 Object parent;
1227};
1228
1229struct PPCVirtualHypervisorClass {
1230 InterfaceClass parent;
1231 void (*hypercall)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
e57ca75c
DG		 1232 hwaddr (*hpt_mask)(PPCVirtualHypervisor *vhyp);
1233 const ppc_hash_pte64_t *(*map_hptes)(PPCVirtualHypervisor *vhyp,
1234 hwaddr ptex, int n);
1235 void (*unmap_hptes)(PPCVirtualHypervisor *vhyp,
1236 const ppc_hash_pte64_t *hptes,
1237 hwaddr ptex, int n);
1238 void (*store_hpte)(PPCVirtualHypervisor *vhyp, hwaddr ptex,
1239 uint64_t pte0, uint64_t pte1);
9861bb3e 1240 uint64_t (*get_patbe)(PPCVirtualHypervisor *vhyp);
1d1be34d
DG		 1241};
1242
1243#define TYPE_PPC_VIRTUAL_HYPERVISOR "ppc-virtual-hypervisor"
1244#define PPC_VIRTUAL_HYPERVISOR(obj) \
1245 OBJECT_CHECK(PPCVirtualHypervisor, (obj), TYPE_PPC_VIRTUAL_HYPERVISOR)
1246#define PPC_VIRTUAL_HYPERVISOR_CLASS(klass) \
1247 OBJECT_CLASS_CHECK(PPCVirtualHypervisorClass, (klass), \
1248 TYPE_PPC_VIRTUAL_HYPERVISOR)
1249#define PPC_VIRTUAL_HYPERVISOR_GET_CLASS(obj) \
1250 OBJECT_GET_CLASS(PPCVirtualHypervisorClass, (obj), \
1251 TYPE_PPC_VIRTUAL_HYPERVISOR)
1252
2d34fe39
PB		 1253void ppc_cpu_do_interrupt(CPUState *cpu);
1254bool ppc_cpu_exec_interrupt(CPUState *cpu, int int_req);
1255void ppc_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
1256 int flags);
1257void ppc_cpu_dump_statistics(CPUState *cpu, FILE *f,
1258 fprintf_function cpu_fprintf, int flags);
2d34fe39
PB		 1259hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
1260int ppc_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
1261int ppc_cpu_gdb_read_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1262int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
1263int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1264int ppc64_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cs,
1265 int cpuid, void *opaque);
356bb70e
MN		 1266int ppc32_cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cs,
1267 int cpuid, void *opaque);
2d34fe39
PB		 1268#ifndef CONFIG_USER_ONLY
1269void ppc_cpu_do_system_reset(CPUState *cs);
1270extern const struct VMStateDescription vmstate_ppc_cpu;
1271#endif
1d0cb67d 1272
3fc6c082 1273/*****************************************************************************/
397b457d 1274PowerPCCPU *cpu_ppc_init(const char *cpu_model);
2e70f6ef 1275void ppc_translate_init(void);
caf6316d 1276const char *ppc_cpu_lookup_alias(const char *alias);
79aceca5
FB		 1277/* you can call this signal handler from your SIGBUS and SIGSEGV
1278 signal handlers to inform the virtual CPU of exceptions. non zero
1279 is returned if the signal was handled by the virtual CPU. */
36081602
JM		 1280int cpu_ppc_signal_handler (int host_signum, void *pinfo,
1281 void *puc);
cc8eae8a 1282#if defined(CONFIG_USER_ONLY)
7510454e
AF		 1283int ppc_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int rw,
1284 int mmu_idx);
cc8eae8a 1285#endif
a541f297 1286
76a66253 1287#if !defined(CONFIG_USER_ONLY)
45d827d2 1288void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
12de9a39 1289#endif /* !defined(CONFIG_USER_ONLY) */
0411a972 1290void ppc_store_msr (CPUPPCState *env, target_ulong value);
3fc6c082 1291
9a78eead 1292void ppc_cpu_list (FILE *f, fprintf_function cpu_fprintf);
eac4fba9 1293#if defined(TARGET_PPC64)
eac4fba9 1294#endif
aaed909a 1295
9fddaa0c
FB		 1296/* Time-base and decrementer management */
1297#ifndef NO_CPU_IO_DEFS
e3ea6529 1298uint64_t cpu_ppc_load_tbl (CPUPPCState *env);
9fddaa0c
FB		 1299uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
1300void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
1301void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
b711de95 1302uint64_t cpu_ppc_load_atbl (CPUPPCState *env);
a062e36c
JM		 1303uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
1304void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
1305void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
e81a982a 1306bool ppc_decr_clear_on_delivery(CPUPPCState *env);
9fddaa0c
FB		 1307uint32_t cpu_ppc_load_decr (CPUPPCState *env);
1308void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
58a7d328
JM		 1309uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
1310void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
1311uint64_t cpu_ppc_load_purr (CPUPPCState *env);
d9bce9d9
JM		 1312uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
1313uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
1314#if !defined(CONFIG_USER_ONLY)
1315void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
1316void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
1317target_ulong load_40x_pit (CPUPPCState *env);
1318void store_40x_pit (CPUPPCState *env, target_ulong val);
8ecc7913 1319void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
c294fc58 1320void store_40x_sler (CPUPPCState *env, uint32_t val);
d9bce9d9
JM		 1321void store_booke_tcr (CPUPPCState *env, target_ulong val);
1322void store_booke_tsr (CPUPPCState *env, target_ulong val);
0a032cbe 1323void ppc_tlb_invalidate_all (CPUPPCState *env);
daf4f96e 1324void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
b7b0b1f1 1325void cpu_ppc_set_papr(PowerPCCPU *cpu, PPCVirtualHypervisor *vhyp);
d9bce9d9 1326#endif
9fddaa0c 1327#endif
79aceca5 1328
d6478bc7
FC		 1329void store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask);
1330
636aa200 1331static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
6b542af7
JM		 1332{
1333 uint64_t gprv;
1334
1335 gprv = env->gpr[gprn];
6b542af7
JM		 1336 if (env->flags & POWERPC_FLAG_SPE) {
1337 /* If the CPU implements the SPE extension, we have to get the
1338 * high bits of the GPR from the gprh storage area
1339 */
1340 gprv &= 0xFFFFFFFFULL;
1341 gprv |= (uint64_t)env->gprh[gprn] << 32;
1342 }
6b542af7
JM		 1343
1344 return gprv;
1345}
1346
2e719ba3 1347/* Device control registers */
73b01960
AG		 1348int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1349int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
2e719ba3 1350
2994fd96 1351#define cpu_init(cpu_model) CPU(cpu_ppc_init(cpu_model))
397b457d 1352
9467d44c 1353#define cpu_signal_handler cpu_ppc_signal_handler
c732abe2 1354#define cpu_list ppc_cpu_list
9467d44c 1355
6ebbf390 1356/* MMU modes definitions */
6ebbf390 1357#define MMU_USER_IDX 0
97ed5ccd 1358static inline int cpu_mmu_index (CPUPPCState *env, bool ifetch)
6ebbf390 1359{
9fb04491 1360 return ifetch ? env->immu_idx : env->dmmu_idx;
6ebbf390
JM		 1361}
1362
9d6f1065
DG		 1363/* Compatibility modes */
1364#if defined(TARGET_PPC64)
9d2179d6
DG		 1365bool ppc_check_compat(PowerPCCPU *cpu, uint32_t compat_pvr,
1366 uint32_t min_compat_pvr, uint32_t max_compat_pvr);
9d6f1065 1367void ppc_set_compat(PowerPCCPU *cpu, uint32_t compat_pvr, Error **errp);
f6f242c7
DG		 1368#if !defined(CONFIG_USER_ONLY)
1369void ppc_set_compat_all(uint32_t compat_pvr, Error **errp);
1370#endif
12dbeb16 1371int ppc_compat_max_threads(PowerPCCPU *cpu);
9d6f1065
DG		 1372#endif /* defined(TARGET_PPC64) */
1373
022c62cb 1374#include "exec/cpu-all.h"
79aceca5 1375
3fc6c082 1376/*****************************************************************************/
e1571908 1377/* CRF definitions */
efa73196
ND		 1378#define CRF_LT_BIT 3
1379#define CRF_GT_BIT 2
1380#define CRF_EQ_BIT 1
1381#define CRF_SO_BIT 0
1382#define CRF_LT (1 << CRF_LT_BIT)
1383#define CRF_GT (1 << CRF_GT_BIT)
1384#define CRF_EQ (1 << CRF_EQ_BIT)
1385#define CRF_SO (1 << CRF_SO_BIT)
1386/* For SPE extensions */
1387#define CRF_CH (1 << CRF_LT_BIT)
1388#define CRF_CL (1 << CRF_GT_BIT)
1389#define CRF_CH_OR_CL (1 << CRF_EQ_BIT)
1390#define CRF_CH_AND_CL (1 << CRF_SO_BIT)
e1571908
AJ		 1391
1392/* XER definitions */
3d7b417e
AJ		 1393#define XER_SO 31
1394#define XER_OV 30
1395#define XER_CA 29
dd09c361
ND		 1396#define XER_OV32 19
1397#define XER_CA32 18
3d7b417e
AJ		 1398#define XER_CMP 8
1399#define XER_BC 0
da91a00f
RH		 1400#define xer_so (env->so)
1401#define xer_ov (env->ov)
1402#define xer_ca (env->ca)
dd09c361
ND		 1403#define xer_ov32 (env->ov)
1404#define xer_ca32 (env->ca)
3d7b417e
AJ		 1405#define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1406#define xer_bc ((env->xer >> XER_BC) & 0x7F)
79aceca5 1407
3fc6c082 1408/* SPR definitions */
80d11f44
JM		 1409#define SPR_MQ (0x000)
1410#define SPR_XER (0x001)
1411#define SPR_601_VRTCU (0x004)
1412#define SPR_601_VRTCL (0x005)
1413#define SPR_601_UDECR (0x006)
1414#define SPR_LR (0x008)
1415#define SPR_CTR (0x009)
f244115c 1416#define SPR_UAMR (0x00D)
697ab892 1417#define SPR_DSCR (0x011)
80d11f44
JM		 1418#define SPR_DSISR (0x012)
1419#define SPR_DAR (0x013) /* DAE for PowerPC 601 */
1420#define SPR_601_RTCU (0x014)
1421#define SPR_601_RTCL (0x015)
1422#define SPR_DECR (0x016)
1423#define SPR_SDR1 (0x019)
1424#define SPR_SRR0 (0x01A)
1425#define SPR_SRR1 (0x01B)
697ab892 1426#define SPR_CFAR (0x01C)
80d11f44 1427#define SPR_AMR (0x01D)
9c1cf38d 1428#define SPR_ACOP (0x01F)
80d11f44 1429#define SPR_BOOKE_PID (0x030)
9c1cf38d 1430#define SPR_BOOKS_PID (0x030)
80d11f44
JM		 1431#define SPR_BOOKE_DECAR (0x036)
1432#define SPR_BOOKE_CSRR0 (0x03A)
1433#define SPR_BOOKE_CSRR1 (0x03B)
1434#define SPR_BOOKE_DEAR (0x03D)
a6eabb9e 1435#define SPR_IAMR (0x03D)
80d11f44
JM		 1436#define SPR_BOOKE_ESR (0x03E)
1437#define SPR_BOOKE_IVPR (0x03F)
1438#define SPR_MPC_EIE (0x050)
1439#define SPR_MPC_EID (0x051)
1440#define SPR_MPC_NRI (0x052)
cdcdda27
AK		 1441#define SPR_TFHAR (0x080)
1442#define SPR_TFIAR (0x081)
1443#define SPR_TEXASR (0x082)
1444#define SPR_TEXASRU (0x083)
0bfe9299 1445#define SPR_UCTRL (0x088)
80d11f44
JM		 1446#define SPR_MPC_CMPA (0x090)
1447#define SPR_MPC_CMPB (0x091)
1448#define SPR_MPC_CMPC (0x092)
1449#define SPR_MPC_CMPD (0x093)
1450#define SPR_MPC_ECR (0x094)
1451#define SPR_MPC_DER (0x095)
1452#define SPR_MPC_COUNTA (0x096)
1453#define SPR_MPC_COUNTB (0x097)
0bfe9299 1454#define SPR_CTRL (0x098)
80d11f44
JM		 1455#define SPR_MPC_CMPE (0x098)
1456#define SPR_MPC_CMPF (0x099)
7019cb3d 1457#define SPR_FSCR (0x099)
80d11f44
JM		 1458#define SPR_MPC_CMPG (0x09A)
1459#define SPR_MPC_CMPH (0x09B)
1460#define SPR_MPC_LCTRL1 (0x09C)
1461#define SPR_MPC_LCTRL2 (0x09D)
f80872e2 1462#define SPR_UAMOR (0x09D)
80d11f44
JM		 1463#define SPR_MPC_ICTRL (0x09E)
1464#define SPR_MPC_BAR (0x09F)
d6f1445f 1465#define SPR_PSPB (0x09F)
1488270e
BH		 1466#define SPR_DAWR (0x0B4)
1467#define SPR_RPR (0x0BA)
eb5ceb4d 1468#define SPR_CIABR (0x0BB)
1488270e
BH		 1469#define SPR_DAWRX (0x0BC)
1470#define SPR_HFSCR (0x0BE)
80d11f44
JM		 1471#define SPR_VRSAVE (0x100)
1472#define SPR_USPRG0 (0x100)
1473#define SPR_USPRG1 (0x101)
1474#define SPR_USPRG2 (0x102)
1475#define SPR_USPRG3 (0x103)
1476#define SPR_USPRG4 (0x104)
1477#define SPR_USPRG5 (0x105)
1478#define SPR_USPRG6 (0x106)
1479#define SPR_USPRG7 (0x107)
1480#define SPR_VTBL (0x10C)
1481#define SPR_VTBU (0x10D)
1482#define SPR_SPRG0 (0x110)
1483#define SPR_SPRG1 (0x111)
1484#define SPR_SPRG2 (0x112)
1485#define SPR_SPRG3 (0x113)
1486#define SPR_SPRG4 (0x114)
1487#define SPR_SCOMC (0x114)
1488#define SPR_SPRG5 (0x115)
1489#define SPR_SCOMD (0x115)
1490#define SPR_SPRG6 (0x116)
1491#define SPR_SPRG7 (0x117)
1492#define SPR_ASR (0x118)
1493#define SPR_EAR (0x11A)
1494#define SPR_TBL (0x11C)
1495#define SPR_TBU (0x11D)
1496#define SPR_TBU40 (0x11E)
1497#define SPR_SVR (0x11E)
1498#define SPR_BOOKE_PIR (0x11E)
1499#define SPR_PVR (0x11F)
1500#define SPR_HSPRG0 (0x130)
1501#define SPR_BOOKE_DBSR (0x130)
1502#define SPR_HSPRG1 (0x131)
1503#define SPR_HDSISR (0x132)
1504#define SPR_HDAR (0x133)
90dc8812 1505#define SPR_BOOKE_EPCR (0x133)
9d52e907 1506#define SPR_SPURR (0x134)
80d11f44
JM		 1507#define SPR_BOOKE_DBCR0 (0x134)
1508#define SPR_IBCR (0x135)
1509#define SPR_PURR (0x135)
1510#define SPR_BOOKE_DBCR1 (0x135)
1511#define SPR_DBCR (0x136)
1512#define SPR_HDEC (0x136)
1513#define SPR_BOOKE_DBCR2 (0x136)
1514#define SPR_HIOR (0x137)
1515#define SPR_MBAR (0x137)
1516#define SPR_RMOR (0x138)
1517#define SPR_BOOKE_IAC1 (0x138)
1518#define SPR_HRMOR (0x139)
1519#define SPR_BOOKE_IAC2 (0x139)
1520#define SPR_HSRR0 (0x13A)
1521#define SPR_BOOKE_IAC3 (0x13A)
1522#define SPR_HSRR1 (0x13B)
1523#define SPR_BOOKE_IAC4 (0x13B)
80d11f44 1524#define SPR_BOOKE_DAC1 (0x13C)
1488270e 1525#define SPR_MMCRH (0x13C)
80d11f44
JM		 1526#define SPR_DABR2 (0x13D)
1527#define SPR_BOOKE_DAC2 (0x13D)
1488270e 1528#define SPR_TFMR (0x13D)
80d11f44 1529#define SPR_BOOKE_DVC1 (0x13E)
6475c9f0 1530#define SPR_LPCR (0x13E)
80d11f44 1531#define SPR_BOOKE_DVC2 (0x13F)
1488270e 1532#define SPR_LPIDR (0x13F)
80d11f44 1533#define SPR_BOOKE_TSR (0x150)
1488270e
BH		 1534#define SPR_HMER (0x150)
1535#define SPR_HMEER (0x151)
6d9412ea 1536#define SPR_PCR (0x152)
1488270e 1537#define SPR_BOOKE_LPIDR (0x152)
80d11f44 1538#define SPR_BOOKE_TCR (0x154)
a1ef618a
AG		 1539#define SPR_BOOKE_TLB0PS (0x158)
1540#define SPR_BOOKE_TLB1PS (0x159)
1541#define SPR_BOOKE_TLB2PS (0x15A)
1542#define SPR_BOOKE_TLB3PS (0x15B)
1488270e 1543#define SPR_AMOR (0x15D)
84755ed5 1544#define SPR_BOOKE_MAS7_MAS3 (0x174)
80d11f44
JM		 1545#define SPR_BOOKE_IVOR0 (0x190)
1546#define SPR_BOOKE_IVOR1 (0x191)
1547#define SPR_BOOKE_IVOR2 (0x192)
1548#define SPR_BOOKE_IVOR3 (0x193)
1549#define SPR_BOOKE_IVOR4 (0x194)
1550#define SPR_BOOKE_IVOR5 (0x195)
1551#define SPR_BOOKE_IVOR6 (0x196)
1552#define SPR_BOOKE_IVOR7 (0x197)
1553#define SPR_BOOKE_IVOR8 (0x198)
1554#define SPR_BOOKE_IVOR9 (0x199)
1555#define SPR_BOOKE_IVOR10 (0x19A)
1556#define SPR_BOOKE_IVOR11 (0x19B)
1557#define SPR_BOOKE_IVOR12 (0x19C)
1558#define SPR_BOOKE_IVOR13 (0x19D)
1559#define SPR_BOOKE_IVOR14 (0x19E)
1560#define SPR_BOOKE_IVOR15 (0x19F)
e9205258
AG		 1561#define SPR_BOOKE_IVOR38 (0x1B0)
1562#define SPR_BOOKE_IVOR39 (0x1B1)
1563#define SPR_BOOKE_IVOR40 (0x1B2)
1564#define SPR_BOOKE_IVOR41 (0x1B3)
1565#define SPR_BOOKE_IVOR42 (0x1B4)
45eb5611
AG		 1566#define SPR_BOOKE_GIVOR2 (0x1B8)
1567#define SPR_BOOKE_GIVOR3 (0x1B9)
1568#define SPR_BOOKE_GIVOR4 (0x1BA)
1569#define SPR_BOOKE_GIVOR8 (0x1BB)
1570#define SPR_BOOKE_GIVOR13 (0x1BC)
1571#define SPR_BOOKE_GIVOR14 (0x1BD)
d1a721ab 1572#define SPR_TIR (0x1BE)
80d11f44
JM		 1573#define SPR_BOOKE_SPEFSCR (0x200)
1574#define SPR_Exxx_BBEAR (0x201)
1575#define SPR_Exxx_BBTAR (0x202)
1576#define SPR_Exxx_L1CFG0 (0x203)
d2ea2bf7 1577#define SPR_Exxx_L1CFG1 (0x204)
80d11f44
JM		 1578#define SPR_Exxx_NPIDR (0x205)
1579#define SPR_ATBL (0x20E)
1580#define SPR_ATBU (0x20F)
1581#define SPR_IBAT0U (0x210)
1582#define SPR_BOOKE_IVOR32 (0x210)
1583#define SPR_RCPU_MI_GRA (0x210)
1584#define SPR_IBAT0L (0x211)
1585#define SPR_BOOKE_IVOR33 (0x211)
1586#define SPR_IBAT1U (0x212)
1587#define SPR_BOOKE_IVOR34 (0x212)
1588#define SPR_IBAT1L (0x213)
1589#define SPR_BOOKE_IVOR35 (0x213)
1590#define SPR_IBAT2U (0x214)
1591#define SPR_BOOKE_IVOR36 (0x214)
1592#define SPR_IBAT2L (0x215)
1593#define SPR_BOOKE_IVOR37 (0x215)
1594#define SPR_IBAT3U (0x216)
1595#define SPR_IBAT3L (0x217)
1596#define SPR_DBAT0U (0x218)
1597#define SPR_RCPU_L2U_GRA (0x218)
1598#define SPR_DBAT0L (0x219)
1599#define SPR_DBAT1U (0x21A)
1600#define SPR_DBAT1L (0x21B)
1601#define SPR_DBAT2U (0x21C)
1602#define SPR_DBAT2L (0x21D)
1603#define SPR_DBAT3U (0x21E)
1604#define SPR_DBAT3L (0x21F)
1605#define SPR_IBAT4U (0x230)
1606#define SPR_RPCU_BBCMCR (0x230)
1607#define SPR_MPC_IC_CST (0x230)
1608#define SPR_Exxx_CTXCR (0x230)
1609#define SPR_IBAT4L (0x231)
1610#define SPR_MPC_IC_ADR (0x231)
1611#define SPR_Exxx_DBCR3 (0x231)
1612#define SPR_IBAT5U (0x232)
1613#define SPR_MPC_IC_DAT (0x232)
1614#define SPR_Exxx_DBCNT (0x232)
1615#define SPR_IBAT5L (0x233)
1616#define SPR_IBAT6U (0x234)
1617#define SPR_IBAT6L (0x235)
1618#define SPR_IBAT7U (0x236)
1619#define SPR_IBAT7L (0x237)
1620#define SPR_DBAT4U (0x238)
1621#define SPR_RCPU_L2U_MCR (0x238)
1622#define SPR_MPC_DC_CST (0x238)
1623#define SPR_Exxx_ALTCTXCR (0x238)
1624#define SPR_DBAT4L (0x239)
1625#define SPR_MPC_DC_ADR (0x239)
1626#define SPR_DBAT5U (0x23A)
1627#define SPR_BOOKE_MCSRR0 (0x23A)
1628#define SPR_MPC_DC_DAT (0x23A)
1629#define SPR_DBAT5L (0x23B)
1630#define SPR_BOOKE_MCSRR1 (0x23B)
1631#define SPR_DBAT6U (0x23C)
1632#define SPR_BOOKE_MCSR (0x23C)
1633#define SPR_DBAT6L (0x23D)
1634#define SPR_Exxx_MCAR (0x23D)
1635#define SPR_DBAT7U (0x23E)
1636#define SPR_BOOKE_DSRR0 (0x23E)
1637#define SPR_DBAT7L (0x23F)
1638#define SPR_BOOKE_DSRR1 (0x23F)
1639#define SPR_BOOKE_SPRG8 (0x25C)
1640#define SPR_BOOKE_SPRG9 (0x25D)
1641#define SPR_BOOKE_MAS0 (0x270)
1642#define SPR_BOOKE_MAS1 (0x271)
1643#define SPR_BOOKE_MAS2 (0x272)
1644#define SPR_BOOKE_MAS3 (0x273)
1645#define SPR_BOOKE_MAS4 (0x274)
1646#define SPR_BOOKE_MAS5 (0x275)
1647#define SPR_BOOKE_MAS6 (0x276)
1648#define SPR_BOOKE_PID1 (0x279)
1649#define SPR_BOOKE_PID2 (0x27A)
1650#define SPR_MPC_DPDR (0x280)
1651#define SPR_MPC_IMMR (0x288)
1652#define SPR_BOOKE_TLB0CFG (0x2B0)
1653#define SPR_BOOKE_TLB1CFG (0x2B1)
1654#define SPR_BOOKE_TLB2CFG (0x2B2)
1655#define SPR_BOOKE_TLB3CFG (0x2B3)
1656#define SPR_BOOKE_EPR (0x2BE)
1657#define SPR_PERF0 (0x300)
1658#define SPR_RCPU_MI_RBA0 (0x300)
1659#define SPR_MPC_MI_CTR (0x300)
14646457 1660#define SPR_POWER_USIER (0x300)
80d11f44
JM		 1661#define SPR_PERF1 (0x301)
1662#define SPR_RCPU_MI_RBA1 (0x301)
70c53407 1663#define SPR_POWER_UMMCR2 (0x301)
80d11f44
JM		 1664#define SPR_PERF2 (0x302)
1665#define SPR_RCPU_MI_RBA2 (0x302)
1666#define SPR_MPC_MI_AP (0x302)
75b9c321 1667#define SPR_POWER_UMMCRA (0x302)
80d11f44
JM		 1668#define SPR_PERF3 (0x303)
1669#define SPR_RCPU_MI_RBA3 (0x303)
1670#define SPR_MPC_MI_EPN (0x303)
fd51ff63 1671#define SPR_POWER_UPMC1 (0x303)
80d11f44 1672#define SPR_PERF4 (0x304)
fd51ff63 1673#define SPR_POWER_UPMC2 (0x304)
80d11f44
JM		 1674#define SPR_PERF5 (0x305)
1675#define SPR_MPC_MI_TWC (0x305)
fd51ff63 1676#define SPR_POWER_UPMC3 (0x305)
80d11f44
JM		 1677#define SPR_PERF6 (0x306)
1678#define SPR_MPC_MI_RPN (0x306)
fd51ff63 1679#define SPR_POWER_UPMC4 (0x306)
80d11f44 1680#define SPR_PERF7 (0x307)
fd51ff63 1681#define SPR_POWER_UPMC5 (0x307)
80d11f44
JM		 1682#define SPR_PERF8 (0x308)
1683#define SPR_RCPU_L2U_RBA0 (0x308)
1684#define SPR_MPC_MD_CTR (0x308)
fd51ff63 1685#define SPR_POWER_UPMC6 (0x308)
80d11f44
JM		 1686#define SPR_PERF9 (0x309)
1687#define SPR_RCPU_L2U_RBA1 (0x309)
1688#define SPR_MPC_MD_CASID (0x309)
c36c97f8 1689#define SPR_970_UPMC7 (0X309)
80d11f44
JM		 1690#define SPR_PERFA (0x30A)
1691#define SPR_RCPU_L2U_RBA2 (0x30A)
1692#define SPR_MPC_MD_AP (0x30A)
c36c97f8 1693#define SPR_970_UPMC8 (0X30A)
80d11f44
JM		 1694#define SPR_PERFB (0x30B)
1695#define SPR_RCPU_L2U_RBA3 (0x30B)
1696#define SPR_MPC_MD_EPN (0x30B)
fd51ff63 1697#define SPR_POWER_UMMCR0 (0X30B)
80d11f44
JM		 1698#define SPR_PERFC (0x30C)
1699#define SPR_MPC_MD_TWB (0x30C)
fd51ff63 1700#define SPR_POWER_USIAR (0X30C)
80d11f44
JM		 1701#define SPR_PERFD (0x30D)
1702#define SPR_MPC_MD_TWC (0x30D)
fd51ff63 1703#define SPR_POWER_USDAR (0X30D)
80d11f44
JM		 1704#define SPR_PERFE (0x30E)
1705#define SPR_MPC_MD_RPN (0x30E)
fd51ff63 1706#define SPR_POWER_UMMCR1 (0X30E)
80d11f44
JM		 1707#define SPR_PERFF (0x30F)
1708#define SPR_MPC_MD_TW (0x30F)
1709#define SPR_UPERF0 (0x310)
14646457 1710#define SPR_POWER_SIER (0x310)
80d11f44 1711#define SPR_UPERF1 (0x311)
70c53407 1712#define SPR_POWER_MMCR2 (0x311)
80d11f44 1713#define SPR_UPERF2 (0x312)
75b9c321 1714#define SPR_POWER_MMCRA (0X312)
80d11f44 1715#define SPR_UPERF3 (0x313)
fd51ff63 1716#define SPR_POWER_PMC1 (0X313)
80d11f44 1717#define SPR_UPERF4 (0x314)
fd51ff63 1718#define SPR_POWER_PMC2 (0X314)
80d11f44 1719#define SPR_UPERF5 (0x315)
fd51ff63 1720#define SPR_POWER_PMC3 (0X315)
80d11f44 1721#define SPR_UPERF6 (0x316)
fd51ff63 1722#define SPR_POWER_PMC4 (0X316)
80d11f44 1723#define SPR_UPERF7 (0x317)
fd51ff63 1724#define SPR_POWER_PMC5 (0X317)
80d11f44 1725#define SPR_UPERF8 (0x318)
fd51ff63 1726#define SPR_POWER_PMC6 (0X318)
80d11f44 1727#define SPR_UPERF9 (0x319)
c36c97f8 1728#define SPR_970_PMC7 (0X319)
80d11f44 1729#define SPR_UPERFA (0x31A)
c36c97f8 1730#define SPR_970_PMC8 (0X31A)
80d11f44 1731#define SPR_UPERFB (0x31B)
fd51ff63 1732#define SPR_POWER_MMCR0 (0X31B)
80d11f44 1733#define SPR_UPERFC (0x31C)
fd51ff63 1734#define SPR_POWER_SIAR (0X31C)
80d11f44 1735#define SPR_UPERFD (0x31D)
fd51ff63 1736#define SPR_POWER_SDAR (0X31D)
80d11f44 1737#define SPR_UPERFE (0x31E)
fd51ff63 1738#define SPR_POWER_MMCR1 (0X31E)
80d11f44
JM		 1739#define SPR_UPERFF (0x31F)
1740#define SPR_RCPU_MI_RA0 (0x320)
1741#define SPR_MPC_MI_DBCAM (0x320)
4ee4a03b 1742#define SPR_BESCRS (0x320)
80d11f44
JM		 1743#define SPR_RCPU_MI_RA1 (0x321)
1744#define SPR_MPC_MI_DBRAM0 (0x321)
4ee4a03b 1745#define SPR_BESCRSU (0x321)
80d11f44
JM		 1746#define SPR_RCPU_MI_RA2 (0x322)
1747#define SPR_MPC_MI_DBRAM1 (0x322)
4ee4a03b 1748#define SPR_BESCRR (0x322)
80d11f44 1749#define SPR_RCPU_MI_RA3 (0x323)
4ee4a03b
AK		 1750#define SPR_BESCRRU (0x323)
1751#define SPR_EBBHR (0x324)
1752#define SPR_EBBRR (0x325)
1753#define SPR_BESCR (0x326)
80d11f44
JM		 1754#define SPR_RCPU_L2U_RA0 (0x328)
1755#define SPR_MPC_MD_DBCAM (0x328)
1756#define SPR_RCPU_L2U_RA1 (0x329)
1757#define SPR_MPC_MD_DBRAM0 (0x329)
1758#define SPR_RCPU_L2U_RA2 (0x32A)
1759#define SPR_MPC_MD_DBRAM1 (0x32A)
1760#define SPR_RCPU_L2U_RA3 (0x32B)
60511041 1761#define SPR_TAR (0x32F)
21a558be 1762#define SPR_IC (0x350)
3ba55e39 1763#define SPR_VTB (0x351)
1488270e 1764#define SPR_MMCRC (0x353)
80d11f44
JM		 1765#define SPR_440_INV0 (0x370)
1766#define SPR_440_INV1 (0x371)
1767#define SPR_440_INV2 (0x372)
1768#define SPR_440_INV3 (0x373)
1769#define SPR_440_ITV0 (0x374)
1770#define SPR_440_ITV1 (0x375)
1771#define SPR_440_ITV2 (0x376)
1772#define SPR_440_ITV3 (0x377)
1773#define SPR_440_CCR1 (0x378)
14646457
BH		 1774#define SPR_TACR (0x378)
1775#define SPR_TCSCR (0x379)
1776#define SPR_CSIGR (0x37a)
80d11f44 1777#define SPR_DCRIPR (0x37B)
14646457
BH		 1778#define SPR_POWER_SPMC1 (0x37C)
1779#define SPR_POWER_SPMC2 (0x37D)
70c53407 1780#define SPR_POWER_MMCRS (0x37E)
9c1cf38d 1781#define SPR_WORT (0x37F)
80d11f44 1782#define SPR_PPR (0x380)
bd928eba 1783#define SPR_750_GQR0 (0x390)
80d11f44 1784#define SPR_440_DNV0 (0x390)
bd928eba 1785#define SPR_750_GQR1 (0x391)
80d11f44 1786#define SPR_440_DNV1 (0x391)
bd928eba 1787#define SPR_750_GQR2 (0x392)
80d11f44 1788#define SPR_440_DNV2 (0x392)
bd928eba 1789#define SPR_750_GQR3 (0x393)
80d11f44 1790#define SPR_440_DNV3 (0x393)
bd928eba 1791#define SPR_750_GQR4 (0x394)
80d11f44 1792#define SPR_440_DTV0 (0x394)
bd928eba 1793#define SPR_750_GQR5 (0x395)
80d11f44 1794#define SPR_440_DTV1 (0x395)
bd928eba 1795#define SPR_750_GQR6 (0x396)
80d11f44 1796#define SPR_440_DTV2 (0x396)
bd928eba 1797#define SPR_750_GQR7 (0x397)
80d11f44 1798#define SPR_440_DTV3 (0x397)
bd928eba
JM		 1799#define SPR_750_THRM4 (0x398)
1800#define SPR_750CL_HID2 (0x398)
80d11f44 1801#define SPR_440_DVLIM (0x398)
bd928eba 1802#define SPR_750_WPAR (0x399)
80d11f44 1803#define SPR_440_IVLIM (0x399)
1488270e 1804#define SPR_TSCR (0x399)
bd928eba
JM		 1805#define SPR_750_DMAU (0x39A)
1806#define SPR_750_DMAL (0x39B)
80d11f44
JM		 1807#define SPR_440_RSTCFG (0x39B)
1808#define SPR_BOOKE_DCDBTRL (0x39C)
1809#define SPR_BOOKE_DCDBTRH (0x39D)
1810#define SPR_BOOKE_ICDBTRL (0x39E)
1811#define SPR_BOOKE_ICDBTRH (0x39F)
cb8b8bf8
AK		 1812#define SPR_74XX_UMMCR2 (0x3A0)
1813#define SPR_7XX_UPMC5 (0x3A1)
1814#define SPR_7XX_UPMC6 (0x3A2)
80d11f44 1815#define SPR_UBAMR (0x3A7)
cb8b8bf8
AK		 1816#define SPR_7XX_UMMCR0 (0x3A8)
1817#define SPR_7XX_UPMC1 (0x3A9)
1818#define SPR_7XX_UPMC2 (0x3AA)
1819#define SPR_7XX_USIAR (0x3AB)
1820#define SPR_7XX_UMMCR1 (0x3AC)
1821#define SPR_7XX_UPMC3 (0x3AD)
1822#define SPR_7XX_UPMC4 (0x3AE)
80d11f44
JM		 1823#define SPR_USDA (0x3AF)
1824#define SPR_40x_ZPR (0x3B0)
1825#define SPR_BOOKE_MAS7 (0x3B0)
cb8b8bf8
AK		 1826#define SPR_74XX_MMCR2 (0x3B0)
1827#define SPR_7XX_PMC5 (0x3B1)
80d11f44 1828#define SPR_40x_PID (0x3B1)
cb8b8bf8 1829#define SPR_7XX_PMC6 (0x3B2)
80d11f44 1830#define SPR_440_MMUCR (0x3B2)
80d11f44
JM		 1831#define SPR_4xx_CCR0 (0x3B3)
1832#define SPR_BOOKE_EPLC (0x3B3)
80d11f44
JM		 1833#define SPR_405_IAC3 (0x3B4)
1834#define SPR_BOOKE_EPSC (0x3B4)
80d11f44 1835#define SPR_405_IAC4 (0x3B5)
80d11f44 1836#define SPR_405_DVC1 (0x3B6)
80d11f44 1837#define SPR_405_DVC2 (0x3B7)
80d11f44 1838#define SPR_BAMR (0x3B7)
cb8b8bf8
AK		 1839#define SPR_7XX_MMCR0 (0x3B8)
1840#define SPR_7XX_PMC1 (0x3B9)
80d11f44 1841#define SPR_40x_SGR (0x3B9)
cb8b8bf8 1842#define SPR_7XX_PMC2 (0x3BA)
80d11f44 1843#define SPR_40x_DCWR (0x3BA)
cb8b8bf8 1844#define SPR_7XX_SIAR (0x3BB)
80d11f44 1845#define SPR_405_SLER (0x3BB)
cb8b8bf8 1846#define SPR_7XX_MMCR1 (0x3BC)
80d11f44 1847#define SPR_405_SU0R (0x3BC)
80d11f44 1848#define SPR_401_SKR (0x3BC)
cb8b8bf8 1849#define SPR_7XX_PMC3 (0x3BD)
80d11f44 1850#define SPR_405_DBCR1 (0x3BD)
cb8b8bf8 1851#define SPR_7XX_PMC4 (0x3BE)
80d11f44 1852#define SPR_SDA (0x3BF)
80d11f44
JM		 1853#define SPR_403_VTBL (0x3CC)
1854#define SPR_403_VTBU (0x3CD)
1855#define SPR_DMISS (0x3D0)
1856#define SPR_DCMP (0x3D1)
1857#define SPR_HASH1 (0x3D2)
1858#define SPR_HASH2 (0x3D3)
1859#define SPR_BOOKE_ICDBDR (0x3D3)
1860#define SPR_TLBMISS (0x3D4)
1861#define SPR_IMISS (0x3D4)
1862#define SPR_40x_ESR (0x3D4)
1863#define SPR_PTEHI (0x3D5)
1864#define SPR_ICMP (0x3D5)
1865#define SPR_40x_DEAR (0x3D5)
1866#define SPR_PTELO (0x3D6)
1867#define SPR_RPA (0x3D6)
1868#define SPR_40x_EVPR (0x3D6)
1869#define SPR_L3PM (0x3D7)
1870#define SPR_403_CDBCR (0x3D7)
4e777442 1871#define SPR_L3ITCR0 (0x3D8)
80d11f44
JM		 1872#define SPR_TCR (0x3D8)
1873#define SPR_40x_TSR (0x3D8)
1874#define SPR_IBR (0x3DA)
1875#define SPR_40x_TCR (0x3DA)
1876#define SPR_ESASRR (0x3DB)
1877#define SPR_40x_PIT (0x3DB)
1878#define SPR_403_TBL (0x3DC)
1879#define SPR_403_TBU (0x3DD)
1880#define SPR_SEBR (0x3DE)
1881#define SPR_40x_SRR2 (0x3DE)
1882#define SPR_SER (0x3DF)
1883#define SPR_40x_SRR3 (0x3DF)
4e777442 1884#define SPR_L3OHCR (0x3E8)
80d11f44
JM		 1885#define SPR_L3ITCR1 (0x3E9)
1886#define SPR_L3ITCR2 (0x3EA)
1887#define SPR_L3ITCR3 (0x3EB)
1888#define SPR_HID0 (0x3F0)
1889#define SPR_40x_DBSR (0x3F0)
1890#define SPR_HID1 (0x3F1)
1891#define SPR_IABR (0x3F2)
1892#define SPR_40x_DBCR0 (0x3F2)
1893#define SPR_601_HID2 (0x3F2)
1894#define SPR_Exxx_L1CSR0 (0x3F2)
1895#define SPR_ICTRL (0x3F3)
1896#define SPR_HID2 (0x3F3)
bd928eba 1897#define SPR_750CL_HID4 (0x3F3)
80d11f44
JM		 1898#define SPR_Exxx_L1CSR1 (0x3F3)
1899#define SPR_440_DBDR (0x3F3)
1900#define SPR_LDSTDB (0x3F4)
bd928eba 1901#define SPR_750_TDCL (0x3F4)
80d11f44
JM		 1902#define SPR_40x_IAC1 (0x3F4)
1903#define SPR_MMUCSR0 (0x3F4)
ba881002 1904#define SPR_970_HID4 (0x3F4)
80d11f44 1905#define SPR_DABR (0x3F5)
3fc6c082 1906#define DABR_MASK (~(target_ulong)0x7)
80d11f44
JM		 1907#define SPR_Exxx_BUCSR (0x3F5)
1908#define SPR_40x_IAC2 (0x3F5)
1909#define SPR_601_HID5 (0x3F5)
1910#define SPR_40x_DAC1 (0x3F6)
1911#define SPR_MSSCR0 (0x3F6)
1912#define SPR_970_HID5 (0x3F6)
1913#define SPR_MSSSR0 (0x3F7)
4e777442 1914#define SPR_MSSCR1 (0x3F7)
80d11f44
JM		 1915#define SPR_DABRX (0x3F7)
1916#define SPR_40x_DAC2 (0x3F7)
1917#define SPR_MMUCFG (0x3F7)
1918#define SPR_LDSTCR (0x3F8)
1919#define SPR_L2PMCR (0x3F8)
bd928eba 1920#define SPR_750FX_HID2 (0x3F8)
80d11f44
JM		 1921#define SPR_Exxx_L1FINV0 (0x3F8)
1922#define SPR_L2CR (0x3F9)
80d11f44 1923#define SPR_L3CR (0x3FA)
bd928eba 1924#define SPR_750_TDCH (0x3FA)
80d11f44
JM		 1925#define SPR_IABR2 (0x3FA)
1926#define SPR_40x_DCCR (0x3FA)
1927#define SPR_ICTC (0x3FB)
1928#define SPR_40x_ICCR (0x3FB)
1929#define SPR_THRM1 (0x3FC)
1930#define SPR_403_PBL1 (0x3FC)
1931#define SPR_SP (0x3FD)
1932#define SPR_THRM2 (0x3FD)
1933#define SPR_403_PBU1 (0x3FD)
1934#define SPR_604_HID13 (0x3FD)
1935#define SPR_LT (0x3FE)
1936#define SPR_THRM3 (0x3FE)
1937#define SPR_RCPU_FPECR (0x3FE)
1938#define SPR_403_PBL2 (0x3FE)
1939#define SPR_PIR (0x3FF)
1940#define SPR_403_PBU2 (0x3FF)
1941#define SPR_601_HID15 (0x3FF)
1942#define SPR_604_HID15 (0x3FF)
1943#define SPR_E500_SVR (0x3FF)
79aceca5 1944
84755ed5
AG		 1945/* Disable MAS Interrupt Updates for Hypervisor */
1946#define EPCR_DMIUH (1 << 22)
1947/* Disable Guest TLB Management Instructions */
1948#define EPCR_DGTMI (1 << 23)
1949/* Guest Interrupt Computation Mode */
1950#define EPCR_GICM (1 << 24)
1951/* Interrupt Computation Mode */
1952#define EPCR_ICM (1 << 25)
1953/* Disable Embedded Hypervisor Debug */
1954#define EPCR_DUVD (1 << 26)
1955/* Instruction Storage Interrupt Directed to Guest State */
1956#define EPCR_ISIGS (1 << 27)
1957/* Data Storage Interrupt Directed to Guest State */
1958#define EPCR_DSIGS (1 << 28)
1959/* Instruction TLB Error Interrupt Directed to Guest State */
1960#define EPCR_ITLBGS (1 << 29)
1961/* Data TLB Error Interrupt Directed to Guest State */
1962#define EPCR_DTLBGS (1 << 30)
1963/* External Input Interrupt Directed to Guest State */
1964#define EPCR_EXTGS (1 << 31)
1965
ea71258d
AG		 1966#define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
1967#define L1CSR0_CUL 0x00000400 /* (D-)Cache Unable to Lock */
1968#define L1CSR0_DCLFR 0x00000100 /* D-Cache Lock Flash Reset */
1969#define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
1970#define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
1971
1972#define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
1973#define L1CSR1_ICUL 0x00000400 /* I-Cache Unable to Lock */
1974#define L1CSR1_ICLFR 0x00000100 /* I-Cache Lock Flash Reset */
1975#define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
1976#define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
1977
bbc01ca7 1978/* HID0 bits */
1488270e
BH		 1979#define HID0_DEEPNAP (1 << 24) /* pre-2.06 */
1980#define HID0_DOZE (1 << 23) /* pre-2.06 */
1981#define HID0_NAP (1 << 22) /* pre-2.06 */
1982#define HID0_HILE (1ull << (63 - 19)) /* POWER8 */
bbc01ca7 1983
c29b735c
NF		 1984/*****************************************************************************/
1985/* PowerPC Instructions types definitions */
1986enum {
1987 PPC_NONE = 0x0000000000000000ULL,
1988 /* PowerPC base instructions set */
1989 PPC_INSNS_BASE = 0x0000000000000001ULL,
1990 /* integer operations instructions */
1991#define PPC_INTEGER PPC_INSNS_BASE
1992 /* flow control instructions */
1993#define PPC_FLOW PPC_INSNS_BASE
1994 /* virtual memory instructions */
1995#define PPC_MEM PPC_INSNS_BASE
1996 /* ld/st with reservation instructions */
1997#define PPC_RES PPC_INSNS_BASE
1998 /* spr/msr access instructions */
1999#define PPC_MISC PPC_INSNS_BASE
2000 /* Deprecated instruction sets */
2001 /* Original POWER instruction set */
2002 PPC_POWER = 0x0000000000000002ULL,
2003 /* POWER2 instruction set extension */
2004 PPC_POWER2 = 0x0000000000000004ULL,
2005 /* Power RTC support */
2006 PPC_POWER_RTC = 0x0000000000000008ULL,
2007 /* Power-to-PowerPC bridge (601) */
2008 PPC_POWER_BR = 0x0000000000000010ULL,
2009 /* 64 bits PowerPC instruction set */
2010 PPC_64B = 0x0000000000000020ULL,
2011 /* New 64 bits extensions (PowerPC 2.0x) */
2012 PPC_64BX = 0x0000000000000040ULL,
2013 /* 64 bits hypervisor extensions */
2014 PPC_64H = 0x0000000000000080ULL,
2015 /* New wait instruction (PowerPC 2.0x) */
2016 PPC_WAIT = 0x0000000000000100ULL,
2017 /* Time base mftb instruction */
2018 PPC_MFTB = 0x0000000000000200ULL,
2019
2020 /* Fixed-point unit extensions */
2021 /* PowerPC 602 specific */
2022 PPC_602_SPEC = 0x0000000000000400ULL,
2023 /* isel instruction */
2024 PPC_ISEL = 0x0000000000000800ULL,
2025 /* popcntb instruction */
2026 PPC_POPCNTB = 0x0000000000001000ULL,
2027 /* string load / store */
2028 PPC_STRING = 0x0000000000002000ULL,
b7815375
BH		 2029 /* real mode cache inhibited load / store */
2030 PPC_CILDST = 0x0000000000004000ULL,
c29b735c
NF		 2031
2032 /* Floating-point unit extensions */
2033 /* Optional floating point instructions */
2034 PPC_FLOAT = 0x0000000000010000ULL,
2035 /* New floating-point extensions (PowerPC 2.0x) */
2036 PPC_FLOAT_EXT = 0x0000000000020000ULL,
2037 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
2038 PPC_FLOAT_FRES = 0x0000000000080000ULL,
2039 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
2040 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
2041 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
2042 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
2043
2044 /* Vector/SIMD extensions */
2045 /* Altivec support */
2046 PPC_ALTIVEC = 0x0000000001000000ULL,
2047 /* PowerPC 2.03 SPE extension */
2048 PPC_SPE = 0x0000000002000000ULL,
2049 /* PowerPC 2.03 SPE single-precision floating-point extension */
2050 PPC_SPE_SINGLE = 0x0000000004000000ULL,
2051 /* PowerPC 2.03 SPE double-precision floating-point extension */
2052 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
2053
2054 /* Optional memory control instructions */
2055 PPC_MEM_TLBIA = 0x0000000010000000ULL,
2056 PPC_MEM_TLBIE = 0x0000000020000000ULL,
2057 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
2058 /* sync instruction */
2059 PPC_MEM_SYNC = 0x0000000080000000ULL,
2060 /* eieio instruction */
2061 PPC_MEM_EIEIO = 0x0000000100000000ULL,
2062
2063 /* Cache control instructions */
2064 PPC_CACHE = 0x0000000200000000ULL,
2065 /* icbi instruction */
2066 PPC_CACHE_ICBI = 0x0000000400000000ULL,
8e33944f 2067 /* dcbz instruction */
c29b735c 2068 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
c29b735c
NF		 2069 /* dcba instruction */
2070 PPC_CACHE_DCBA = 0x0000002000000000ULL,
2071 /* Freescale cache locking instructions */
2072 PPC_CACHE_LOCK = 0x0000004000000000ULL,
2073
2074 /* MMU related extensions */
2075 /* external control instructions */
2076 PPC_EXTERN = 0x0000010000000000ULL,
2077 /* segment register access instructions */
2078 PPC_SEGMENT = 0x0000020000000000ULL,
2079 /* PowerPC 6xx TLB management instructions */
2080 PPC_6xx_TLB = 0x0000040000000000ULL,
2081 /* PowerPC 74xx TLB management instructions */
2082 PPC_74xx_TLB = 0x0000080000000000ULL,
2083 /* PowerPC 40x TLB management instructions */
2084 PPC_40x_TLB = 0x0000100000000000ULL,
2085 /* segment register access instructions for PowerPC 64 "bridge" */
2086 PPC_SEGMENT_64B = 0x0000200000000000ULL,
2087 /* SLB management */
2088 PPC_SLBI = 0x0000400000000000ULL,
2089
2090 /* Embedded PowerPC dedicated instructions */
2091 PPC_WRTEE = 0x0001000000000000ULL,
2092 /* PowerPC 40x exception model */
2093 PPC_40x_EXCP = 0x0002000000000000ULL,
2094 /* PowerPC 405 Mac instructions */
2095 PPC_405_MAC = 0x0004000000000000ULL,
2096 /* PowerPC 440 specific instructions */
2097 PPC_440_SPEC = 0x0008000000000000ULL,
2098 /* BookE (embedded) PowerPC specification */
2099 PPC_BOOKE = 0x0010000000000000ULL,
2100 /* mfapidi instruction */
2101 PPC_MFAPIDI = 0x0020000000000000ULL,
2102 /* tlbiva instruction */
2103 PPC_TLBIVA = 0x0040000000000000ULL,
2104 /* tlbivax instruction */
2105 PPC_TLBIVAX = 0x0080000000000000ULL,
2106 /* PowerPC 4xx dedicated instructions */
2107 PPC_4xx_COMMON = 0x0100000000000000ULL,
2108 /* PowerPC 40x ibct instructions */
2109 PPC_40x_ICBT = 0x0200000000000000ULL,
2110 /* rfmci is not implemented in all BookE PowerPC */
2111 PPC_RFMCI = 0x0400000000000000ULL,
2112 /* rfdi instruction */
2113 PPC_RFDI = 0x0800000000000000ULL,
2114 /* DCR accesses */
2115 PPC_DCR = 0x1000000000000000ULL,
2116 /* DCR extended accesse */
2117 PPC_DCRX = 0x2000000000000000ULL,
2118 /* user-mode DCR access, implemented in PowerPC 460 */
2119 PPC_DCRUX = 0x4000000000000000ULL,
eaabeef2
DG		 2120 /* popcntw and popcntd instructions */
2121 PPC_POPCNTWD = 0x8000000000000000ULL,
01662f3e 2122
02d4eae4
DG		 2123#define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_POWER | PPC_POWER2 \
2124 | PPC_POWER_RTC | PPC_POWER_BR | PPC_64B \
2125 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
2126 | PPC_602_SPEC | PPC_ISEL | PPC_POPCNTB \
2127 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
2128 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
2129 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
2130 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
2131 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
2132 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
2133 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
2134 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
2135 | PPC_CACHE | PPC_CACHE_ICBI \
8e33944f 2136 | PPC_CACHE_DCBZ \
02d4eae4
DG		 2137 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
2138 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
2139 | PPC_74xx_TLB | PPC_40x_TLB | PPC_SEGMENT_64B \
2140 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
2141 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
2142 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
2143 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
2144 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
b7815375 2145 | PPC_POPCNTWD | PPC_CILDST)
02d4eae4 2146
01662f3e
AG		 2147 /* extended type values */
2148
2149 /* BookE 2.06 PowerPC specification */
2150 PPC2_BOOKE206 = 0x0000000000000001ULL,
a7342588
DG		 2151 /* VSX (extensions to Altivec / VMX) */
2152 PPC2_VSX = 0x0000000000000002ULL,
2153 /* Decimal Floating Point (DFP) */
2154 PPC2_DFP = 0x0000000000000004ULL,
3f9f6a50
AG		 2155 /* Embedded.Processor Control */
2156 PPC2_PRCNTL = 0x0000000000000008ULL,
cd6e9320
TH		 2157 /* Byte-reversed, indexed, double-word load and store */
2158 PPC2_DBRX = 0x0000000000000010ULL,
9c2627b0
AJ		 2159 /* Book I 2.05 PowerPC specification */
2160 PPC2_ISA205 = 0x0000000000000020ULL,
dbcc48fa
TM		 2161 /* VSX additions in ISA 2.07 */
2162 PPC2_VSX207 = 0x0000000000000040ULL,
86ba37ed
TM		 2163 /* ISA 2.06B bpermd */
2164 PPC2_PERM_ISA206 = 0x0000000000000080ULL,
a824bc19
TM		 2165 /* ISA 2.06B divide extended variants */
2166 PPC2_DIVE_ISA206 = 0x0000000000000100ULL,
1fa6c533
TM		 2167 /* ISA 2.06B larx/stcx. instructions */
2168 PPC2_ATOMIC_ISA206 = 0x0000000000000200ULL,
1b0bd002
TM		 2169 /* ISA 2.06B floating point integer conversion */
2170 PPC2_FP_CVT_ISA206 = 0x0000000000000400ULL,
29a0e4e9
TM		 2171 /* ISA 2.06B floating point test instructions */
2172 PPC2_FP_TST_ISA206 = 0x0000000000000800ULL,
94840e07
TM		 2173 /* ISA 2.07 bctar instruction */
2174 PPC2_BCTAR_ISA207 = 0x0000000000001000ULL,
38a85337
TM		 2175 /* ISA 2.07 load/store quadword */
2176 PPC2_LSQ_ISA207 = 0x0000000000002000ULL,
32ea54ab
TM		 2177 /* ISA 2.07 Altivec */
2178 PPC2_ALTIVEC_207 = 0x0000000000004000ULL,
df99d30d
AK		 2179 /* PowerISA 2.07 Book3s specification */
2180 PPC2_ISA207S = 0x0000000000008000ULL,
4171853c
PM		 2181 /* Double precision floating point conversion for signed integer 64 */
2182 PPC2_FP_CVT_S64 = 0x0000000000010000ULL,
f90468b6
TM		 2183 /* Transactional Memory (ISA 2.07, Book II) */
2184 PPC2_TM = 0x0000000000020000ULL,
7778a575
BH		 2185 /* Server PM instructgions (ISA 2.06, Book III) */
2186 PPC2_PM_ISA206 = 0x0000000000040000ULL,
eb640b13
ND		 2187 /* POWER ISA 3.0 */
2188 PPC2_ISA300 = 0x0000000000080000ULL,
02d4eae4 2189
74f23997 2190#define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_VSX | PPC2_PRCNTL | PPC2_DBRX | \
a824bc19 2191 PPC2_ISA205 | PPC2_VSX207 | PPC2_PERM_ISA206 | \
1b0bd002 2192 PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
94840e07 2193 PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | \
32ea54ab 2194 PPC2_BCTAR_ISA207 | PPC2_LSQ_ISA207 | \
4171853c 2195 PPC2_ALTIVEC_207 | PPC2_ISA207S | PPC2_DFP | \
eb640b13
ND		 2196 PPC2_FP_CVT_S64 | PPC2_TM | PPC2_PM_ISA206 | \
2197 PPC2_ISA300)
c29b735c
NF		 2198};
2199
76a66253 2200/*****************************************************************************/
9a64fbe4
FB		 2201/* Memory access type :
2202 * may be needed for precise access rights control and precise exceptions.
2203 */
79aceca5 2204enum {
9a64fbe4
FB		 2205 /* 1 bit to define user level / supervisor access */
2206 ACCESS_USER = 0x00,
2207 ACCESS_SUPER = 0x01,
2208 /* Type of instruction that generated the access */
2209 ACCESS_CODE = 0x10, /* Code fetch access */
2210 ACCESS_INT = 0x20, /* Integer load/store access */
2211 ACCESS_FLOAT = 0x30, /* floating point load/store access */
2212 ACCESS_RES = 0x40, /* load/store with reservation */
2213 ACCESS_EXT = 0x50, /* external access */
2214 ACCESS_CACHE = 0x60, /* Cache manipulation */
2215};
2216
47103572
JM		 2217/* Hardware interruption sources:
2218 * all those exception can be raised simulteaneously
2219 */
e9df014c
JM		 2220/* Input pins definitions */
2221enum {
2222 /* 6xx bus input pins */
24be5ae3
JM		 2223 PPC6xx_INPUT_HRESET = 0,
2224 PPC6xx_INPUT_SRESET = 1,
2225 PPC6xx_INPUT_CKSTP_IN = 2,
2226 PPC6xx_INPUT_MCP = 3,
2227 PPC6xx_INPUT_SMI = 4,
2228 PPC6xx_INPUT_INT = 5,
d68f1306
JM		 2229 PPC6xx_INPUT_TBEN = 6,
2230 PPC6xx_INPUT_WAKEUP = 7,
2231 PPC6xx_INPUT_NB,
24be5ae3
JM		 2232};
2233
2234enum {
e9df014c 2235 /* Embedded PowerPC input pins */
24be5ae3
JM		 2236 PPCBookE_INPUT_HRESET = 0,
2237 PPCBookE_INPUT_SRESET = 1,
2238 PPCBookE_INPUT_CKSTP_IN = 2,
2239 PPCBookE_INPUT_MCP = 3,
2240 PPCBookE_INPUT_SMI = 4,
2241 PPCBookE_INPUT_INT = 5,
2242 PPCBookE_INPUT_CINT = 6,
d68f1306 2243 PPCBookE_INPUT_NB,
24be5ae3
JM		 2244};
2245
9fdc60bf
AJ		 2246enum {
2247 /* PowerPC E500 input pins */
2248 PPCE500_INPUT_RESET_CORE = 0,
2249 PPCE500_INPUT_MCK = 1,
2250 PPCE500_INPUT_CINT = 3,
2251 PPCE500_INPUT_INT = 4,
2252 PPCE500_INPUT_DEBUG = 6,
2253 PPCE500_INPUT_NB,
2254};
2255
a750fc0b 2256enum {
4e290a0b
JM		 2257 /* PowerPC 40x input pins */
2258 PPC40x_INPUT_RESET_CORE = 0,
2259 PPC40x_INPUT_RESET_CHIP = 1,
2260 PPC40x_INPUT_RESET_SYS = 2,
2261 PPC40x_INPUT_CINT = 3,
2262 PPC40x_INPUT_INT = 4,
2263 PPC40x_INPUT_HALT = 5,
2264 PPC40x_INPUT_DEBUG = 6,
2265 PPC40x_INPUT_NB,
e9df014c
JM		 2266};
2267
b4095fed
JM		 2268enum {
2269 /* RCPU input pins */
2270 PPCRCPU_INPUT_PORESET = 0,
2271 PPCRCPU_INPUT_HRESET = 1,
2272 PPCRCPU_INPUT_SRESET = 2,
2273 PPCRCPU_INPUT_IRQ0 = 3,
2274 PPCRCPU_INPUT_IRQ1 = 4,
2275 PPCRCPU_INPUT_IRQ2 = 5,
2276 PPCRCPU_INPUT_IRQ3 = 6,
2277 PPCRCPU_INPUT_IRQ4 = 7,
2278 PPCRCPU_INPUT_IRQ5 = 8,
2279 PPCRCPU_INPUT_IRQ6 = 9,
2280 PPCRCPU_INPUT_IRQ7 = 10,
2281 PPCRCPU_INPUT_NB,
2282};
2283
00af685f 2284#if defined(TARGET_PPC64)
d0dfae6e
JM		 2285enum {
2286 /* PowerPC 970 input pins */
2287 PPC970_INPUT_HRESET = 0,
2288 PPC970_INPUT_SRESET = 1,
2289 PPC970_INPUT_CKSTP = 2,
2290 PPC970_INPUT_TBEN = 3,
2291 PPC970_INPUT_MCP = 4,
2292 PPC970_INPUT_INT = 5,
2293 PPC970_INPUT_THINT = 6,
7b62a955 2294 PPC970_INPUT_NB,
9d52e907
DG		 2295};
2296
2297enum {
2298 /* POWER7 input pins */
2299 POWER7_INPUT_INT = 0,
2300 /* POWER7 probably has other inputs, but we don't care about them
2301 * for any existing machine. We can wire these up when we need
2302 * them */
2303 POWER7_INPUT_NB,
d0dfae6e 2304};
00af685f 2305#endif
d0dfae6e 2306
e9df014c 2307/* Hardware exceptions definitions */
47103572 2308enum {
e9df014c 2309 /* External hardware exception sources */
e1833e1f 2310 PPC_INTERRUPT_RESET = 0, /* Reset exception */
d68f1306
JM		 2311 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
2312 PPC_INTERRUPT_MCK, /* Machine check exception */
2313 PPC_INTERRUPT_EXT, /* External interrupt */
2314 PPC_INTERRUPT_SMI, /* System management interrupt */
2315 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
2316 PPC_INTERRUPT_DEBUG, /* External debug exception */
2317 PPC_INTERRUPT_THERM, /* Thermal exception */
e9df014c 2318 /* Internal hardware exception sources */
d68f1306
JM		 2319 PPC_INTERRUPT_DECR, /* Decrementer exception */
2320 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
2321 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
2322 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2323 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2324 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2325 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2326 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
f03a1af5
BH		 2327 PPC_INTERRUPT_HMI, /* Hypervisor Maintainance interrupt */
2328 PPC_INTERRUPT_HDOORBELL, /* Hypervisor Doorbell interrupt */
47103572
JM		 2329};
2330
6d9412ea
AK		 2331/* Processor Compatibility mask (PCR) */
2332enum {
2333 PCR_COMPAT_2_05 = 1ull << (63-62),
2334 PCR_COMPAT_2_06 = 1ull << (63-61),
8cd2ce7a 2335 PCR_COMPAT_2_07 = 1ull << (63-60),
216c944e 2336 PCR_COMPAT_3_00 = 1ull << (63-59),
6d9412ea
AK		 2337 PCR_VEC_DIS = 1ull << (63-0), /* Vec. disable (bit NA since POWER8) */
2338 PCR_VSX_DIS = 1ull << (63-1), /* VSX disable (bit NA since POWER8) */
2339 PCR_TM_DIS = 1ull << (63-2), /* Trans. memory disable (POWER8) */
2340};
2341
1488270e
BH		 2342/* HMER/HMEER */
2343enum {
2344 HMER_MALFUNCTION_ALERT = 1ull << (63 - 0),
2345 HMER_PROC_RECV_DONE = 1ull << (63 - 2),
2346 HMER_PROC_RECV_ERROR_MASKED = 1ull << (63 - 3),
2347 HMER_TFAC_ERROR = 1ull << (63 - 4),
2348 HMER_TFMR_PARITY_ERROR = 1ull << (63 - 5),
2349 HMER_XSCOM_FAIL = 1ull << (63 - 8),
2350 HMER_XSCOM_DONE = 1ull << (63 - 9),
2351 HMER_PROC_RECV_AGAIN = 1ull << (63 - 11),
2352 HMER_WARN_RISE = 1ull << (63 - 14),
2353 HMER_WARN_FALL = 1ull << (63 - 15),
2354 HMER_SCOM_FIR_HMI = 1ull << (63 - 16),
2355 HMER_TRIG_FIR_HMI = 1ull << (63 - 17),
2356 HMER_HYP_RESOURCE_ERR = 1ull << (63 - 20),
2357 HMER_XSCOM_STATUS_MASK = 7ull << (63 - 23),
2358 HMER_XSCOM_STATUS_LSH = (63 - 23),
2359};
2360
5c94b2a5
CLG		 2361/* Alternate Interrupt Location (AIL) */
2362enum {
2363 AIL_NONE = 0,
2364 AIL_RESERVED = 1,
2365 AIL_0001_8000 = 2,
2366 AIL_C000_0000_0000_4000 = 3,
2367};
2368
9a64fbe4
FB		 2369/*****************************************************************************/
2370
dd09c361 2371#define is_isa300(ctx) (!!(ctx->insns_flags2 & PPC2_ISA300))
00b70788
ND		 2372target_ulong cpu_read_xer(CPUPPCState *env);
2373void cpu_write_xer(CPUPPCState *env, target_ulong xer);
da91a00f 2374
1328c2bf 2375static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
89fee74a 2376 target_ulong *cs_base, uint32_t *flags)
6b917547
AL		 2377{
2378 *pc = env->nip;
2379 *cs_base = 0;
2380 *flags = env->hflags;
2381}
2382
db789c6c
BH		 2383void QEMU_NORETURN raise_exception(CPUPPCState *env, uint32_t exception);
2384void QEMU_NORETURN raise_exception_ra(CPUPPCState *env, uint32_t exception,
2385 uintptr_t raddr);
2386void QEMU_NORETURN raise_exception_err(CPUPPCState *env, uint32_t exception,
2387 uint32_t error_code);
2388void QEMU_NORETURN raise_exception_err_ra(CPUPPCState *env, uint32_t exception,
2389 uint32_t error_code, uintptr_t raddr);
2390
01662f3e 2391#if !defined(CONFIG_USER_ONLY)
1328c2bf 2392static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2393{
d1e256fe 2394 uintptr_t tlbml = (uintptr_t)tlbm;
1c53accc 2395 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
01662f3e 2396
1c53accc 2397 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
01662f3e
AG		 2398}
2399
1328c2bf 2400static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
01662f3e
AG		 2401{
2402 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2403 int r = tlbncfg & TLBnCFG_N_ENTRY;
2404 return r;
2405}
2406
1328c2bf 2407static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
01662f3e
AG		 2408{
2409 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2410 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2411 return r;
2412}
2413
1328c2bf 2414static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2415{
d1e256fe 2416 int id = booke206_tlbm_id(env, tlbm);
01662f3e
AG		 2417 int end = 0;
2418 int i;
2419
2420 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2421 end += booke206_tlb_size(env, i);
2422 if (id < end) {
2423 return i;
2424 }
2425 }
2426
a47dddd7 2427 cpu_abort(CPU(ppc_env_get_cpu(env)), "Unknown TLBe: %d\n", id);
01662f3e
AG		 2428 return 0;
2429}
2430
1328c2bf 2431static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
01662f3e 2432{
d1e256fe
AG		 2433 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2434 int tlbid = booke206_tlbm_id(env, tlb);
01662f3e
AG		 2435 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2436}
2437
1328c2bf 2438static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
01662f3e
AG		 2439 target_ulong ea, int way)
2440{
2441 int r;
2442 uint32_t ways = booke206_tlb_ways(env, tlbn);
786a4ea8
SH		 2443 int ways_bits = ctz32(ways);
2444 int tlb_bits = ctz32(booke206_tlb_size(env, tlbn));
01662f3e
AG		 2445 int i;
2446
2447 way &= ways - 1;
2448 ea >>= MAS2_EPN_SHIFT;
2449 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2450 r = (ea << ways_bits) | way;
2451
3f162d11
AG		 2452 if (r >= booke206_tlb_size(env, tlbn)) {
2453 return NULL;
2454 }
2455
01662f3e
AG		 2456 /* bump up to tlbn index */
2457 for (i = 0; i < tlbn; i++) {
2458 r += booke206_tlb_size(env, i);
2459 }
2460
1c53accc 2461 return &env->tlb.tlbm[r];
01662f3e
AG		 2462}
2463
a1ef618a 2464/* returns bitmap of supported page sizes for a given TLB */
1328c2bf 2465static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
a1ef618a
AG		 2466{
2467 bool mav2 = false;
2468 uint32_t ret = 0;
2469
2470 if (mav2) {
2471 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2472 } else {
2473 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2474 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2475 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2476 int i;
2477 for (i = min; i <= max; i++) {
2478 ret |= (1 << (i << 1));
2479 }
2480 }
2481
2482 return ret;
2483}
2484
01662f3e
AG		 2485#endif
2486
e42a61f1
AG		 2487static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2488{
2489 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2490 return msr & (1ULL << MSR_CM);
2491 }
2492
2493 return msr & (1ULL << MSR_SF);
2494}
2495
afbee712
TH		 2496/**
2497 * Check whether register rx is in the range between start and
2498 * start + nregs (as needed by the LSWX and LSWI instructions)
2499 */
2500static inline bool lsw_reg_in_range(int start, int nregs, int rx)
2501{
2502 return (start + nregs <= 32 && rx >= start && rx < start + nregs) ||
2503 (start + nregs > 32 && (rx >= start || rx < start + nregs - 32));
2504}
2505
1328c2bf 2506void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUPPCState *env);
bebabbc7 2507
0ce470cd
AK		 2508/**
2509 * ppc_get_vcpu_dt_id:
2510 * @cs: a PowerPCCPU struct.
2511 *
2512 * Returns a device-tree ID for a CPU.
2513 */
2514int ppc_get_vcpu_dt_id(PowerPCCPU *cpu);
2515
2516/**
2517 * ppc_get_vcpu_by_dt_id:
2518 * @cpu_dt_id: a device tree id
2519 *
2520 * Searches for a CPU by @cpu_dt_id.
2521 *
2522 * Returns: a PowerPCCPU struct
2523 */
2524PowerPCCPU *ppc_get_vcpu_by_dt_id(int cpu_dt_id);
2525
376dbce0 2526void ppc_maybe_bswap_register(CPUPPCState *env, uint8_t *mem_buf, int len);
07f5a258 2527#endif /* PPC_CPU_H */
QEMU mirror