]>
Commit | Line | Data |
---|---|---|
6de673d4 BS |
1 | /* |
2 | * PowerPC emulation helpers for QEMU. | |
3 | * | |
4 | * Copyright (c) 2003-2007 Jocelyn Mayer | |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
6bd039cd | 9 | * version 2.1 of the License, or (at your option) any later version. |
6de673d4 BS |
10 | * |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
0d75590d | 19 | #include "qemu/osdep.h" |
6de673d4 | 20 | #include "cpu.h" |
2ef6175a | 21 | #include "exec/helper-proto.h" |
a13f0a9b | 22 | #include "exec/exec-all.h" |
63c91552 | 23 | #include "qemu/log.h" |
235352ee | 24 | #include "qemu/main-loop.h" |
6de673d4 BS |
25 | |
26 | /*****************************************************************************/ | |
27 | /* SPR accesses */ | |
28 | ||
d0f1562d | 29 | target_ulong helper_load_tbl(CPUPPCState *env) |
6de673d4 BS |
30 | { |
31 | return (target_ulong)cpu_ppc_load_tbl(env); | |
32 | } | |
33 | ||
d0f1562d | 34 | target_ulong helper_load_tbu(CPUPPCState *env) |
6de673d4 BS |
35 | { |
36 | return cpu_ppc_load_tbu(env); | |
37 | } | |
38 | ||
d0f1562d | 39 | target_ulong helper_load_atbl(CPUPPCState *env) |
6de673d4 BS |
40 | { |
41 | return (target_ulong)cpu_ppc_load_atbl(env); | |
42 | } | |
43 | ||
d0f1562d | 44 | target_ulong helper_load_atbu(CPUPPCState *env) |
6de673d4 BS |
45 | { |
46 | return cpu_ppc_load_atbu(env); | |
47 | } | |
48 | ||
5d62725b SJS |
49 | target_ulong helper_load_vtb(CPUPPCState *env) |
50 | { | |
51 | return cpu_ppc_load_vtb(env); | |
52 | } | |
53 | ||
6de673d4 | 54 | #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) |
d0f1562d | 55 | target_ulong helper_load_purr(CPUPPCState *env) |
6de673d4 BS |
56 | { |
57 | return (target_ulong)cpu_ppc_load_purr(env); | |
58 | } | |
5cc7e69f SJS |
59 | |
60 | void helper_store_purr(CPUPPCState *env, target_ulong val) | |
61 | { | |
62 | cpu_ppc_store_purr(env, val); | |
63 | } | |
6de673d4 BS |
64 | #endif |
65 | ||
6de673d4 | 66 | #if !defined(CONFIG_USER_ONLY) |
d0f1562d | 67 | void helper_store_tbl(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
68 | { |
69 | cpu_ppc_store_tbl(env, val); | |
70 | } | |
71 | ||
d0f1562d | 72 | void helper_store_tbu(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
73 | { |
74 | cpu_ppc_store_tbu(env, val); | |
75 | } | |
76 | ||
d0f1562d | 77 | void helper_store_atbl(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
78 | { |
79 | cpu_ppc_store_atbl(env, val); | |
80 | } | |
81 | ||
d0f1562d | 82 | void helper_store_atbu(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
83 | { |
84 | cpu_ppc_store_atbu(env, val); | |
85 | } | |
86 | ||
d0f1562d | 87 | target_ulong helper_load_decr(CPUPPCState *env) |
6de673d4 BS |
88 | { |
89 | return cpu_ppc_load_decr(env); | |
90 | } | |
91 | ||
d0f1562d | 92 | void helper_store_decr(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
93 | { |
94 | cpu_ppc_store_decr(env, val); | |
95 | } | |
96 | ||
4b236b62 BH |
97 | target_ulong helper_load_hdecr(CPUPPCState *env) |
98 | { | |
99 | return cpu_ppc_load_hdecr(env); | |
100 | } | |
101 | ||
102 | void helper_store_hdecr(CPUPPCState *env, target_ulong val) | |
103 | { | |
104 | cpu_ppc_store_hdecr(env, val); | |
105 | } | |
106 | ||
5d62725b SJS |
107 | void helper_store_vtb(CPUPPCState *env, target_ulong val) |
108 | { | |
109 | cpu_ppc_store_vtb(env, val); | |
110 | } | |
111 | ||
f0ec31b1 SJS |
112 | void helper_store_tbu40(CPUPPCState *env, target_ulong val) |
113 | { | |
114 | cpu_ppc_store_tbu40(env, val); | |
115 | } | |
116 | ||
d0f1562d | 117 | target_ulong helper_load_40x_pit(CPUPPCState *env) |
6de673d4 BS |
118 | { |
119 | return load_40x_pit(env); | |
120 | } | |
121 | ||
d0f1562d | 122 | void helper_store_40x_pit(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
123 | { |
124 | store_40x_pit(env, val); | |
125 | } | |
126 | ||
cbd8f17d CLG |
127 | void helper_store_40x_tcr(CPUPPCState *env, target_ulong val) |
128 | { | |
129 | store_40x_tcr(env, val); | |
130 | } | |
131 | ||
132 | void helper_store_40x_tsr(CPUPPCState *env, target_ulong val) | |
133 | { | |
134 | store_40x_tsr(env, val); | |
135 | } | |
136 | ||
d0f1562d | 137 | void helper_store_booke_tcr(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
138 | { |
139 | store_booke_tcr(env, val); | |
140 | } | |
141 | ||
d0f1562d | 142 | void helper_store_booke_tsr(CPUPPCState *env, target_ulong val) |
6de673d4 BS |
143 | { |
144 | store_booke_tsr(env, val); | |
145 | } | |
6de673d4 | 146 | |
b25f2ffa NP |
147 | #if defined(TARGET_PPC64) |
148 | /* POWER processor Timebase Facility */ | |
149 | target_ulong helper_load_tfmr(CPUPPCState *env) | |
150 | { | |
151 | return env->spr[SPR_TFMR]; | |
152 | } | |
153 | ||
154 | void helper_store_tfmr(CPUPPCState *env, target_ulong val) | |
155 | { | |
156 | env->spr[SPR_TFMR] = val; | |
157 | } | |
158 | #endif | |
159 | ||
6de673d4 BS |
160 | /*****************************************************************************/ |
161 | /* Embedded PowerPC specific helpers */ | |
162 | ||
163 | /* XXX: to be improved to check access rights when in user-mode */ | |
d0f1562d | 164 | target_ulong helper_load_dcr(CPUPPCState *env, target_ulong dcrn) |
6de673d4 BS |
165 | { |
166 | uint32_t val = 0; | |
167 | ||
168 | if (unlikely(env->dcr_env == NULL)) { | |
48880da6 | 169 | qemu_log_mask(LOG_GUEST_ERROR, "No DCR environment\n"); |
a13f0a9b BH |
170 | raise_exception_err_ra(env, POWERPC_EXCP_PROGRAM, |
171 | POWERPC_EXCP_INVAL | | |
172 | POWERPC_EXCP_INVAL_INVAL, GETPC()); | |
235352ee PM |
173 | } else { |
174 | int ret; | |
175 | ||
195801d7 | 176 | bql_lock(); |
235352ee | 177 | ret = ppc_dcr_read(env->dcr_env, (uint32_t)dcrn, &val); |
195801d7 | 178 | bql_unlock(); |
235352ee PM |
179 | if (unlikely(ret != 0)) { |
180 | qemu_log_mask(LOG_GUEST_ERROR, "DCR read error %d %03x\n", | |
181 | (uint32_t)dcrn, (uint32_t)dcrn); | |
182 | raise_exception_err_ra(env, POWERPC_EXCP_PROGRAM, | |
183 | POWERPC_EXCP_INVAL | | |
e8985179 | 184 | POWERPC_EXCP_INVAL_INVAL, GETPC()); |
235352ee | 185 | } |
6de673d4 BS |
186 | } |
187 | return val; | |
188 | } | |
189 | ||
d0f1562d | 190 | void helper_store_dcr(CPUPPCState *env, target_ulong dcrn, target_ulong val) |
6de673d4 BS |
191 | { |
192 | if (unlikely(env->dcr_env == NULL)) { | |
48880da6 | 193 | qemu_log_mask(LOG_GUEST_ERROR, "No DCR environment\n"); |
a13f0a9b BH |
194 | raise_exception_err_ra(env, POWERPC_EXCP_PROGRAM, |
195 | POWERPC_EXCP_INVAL | | |
196 | POWERPC_EXCP_INVAL_INVAL, GETPC()); | |
235352ee PM |
197 | } else { |
198 | int ret; | |
195801d7 | 199 | bql_lock(); |
235352ee | 200 | ret = ppc_dcr_write(env->dcr_env, (uint32_t)dcrn, (uint32_t)val); |
195801d7 | 201 | bql_unlock(); |
235352ee PM |
202 | if (unlikely(ret != 0)) { |
203 | qemu_log_mask(LOG_GUEST_ERROR, "DCR write error %d %03x\n", | |
204 | (uint32_t)dcrn, (uint32_t)dcrn); | |
205 | raise_exception_err_ra(env, POWERPC_EXCP_PROGRAM, | |
206 | POWERPC_EXCP_INVAL | | |
e8985179 | 207 | POWERPC_EXCP_INVAL_INVAL, GETPC()); |
235352ee | 208 | } |
6de673d4 BS |
209 | } |
210 | } | |
e8985179 | 211 | #endif |