]>
Commit | Line | Data |
---|---|---|
dec9c2d4 AF |
1 | /* |
2 | * QEMU ARM CPU | |
3 | * | |
4 | * Copyright (c) 2012 SUSE LINUX Products GmbH | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License | |
8 | * as published by the Free Software Foundation; either version 2 | |
9 | * of the License, or (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, see | |
18 | * <http://www.gnu.org/licenses/gpl-2.0.html> | |
19 | */ | |
20 | ||
778c3a06 | 21 | #include "cpu.h" |
dec9c2d4 | 22 | #include "qemu-common.h" |
3c30dd5a PM |
23 | #if !defined(CONFIG_USER_ONLY) |
24 | #include "hw/loader.h" | |
25 | #endif | |
9c17d615 | 26 | #include "sysemu/sysemu.h" |
dec9c2d4 | 27 | |
4b6a83fb PM |
28 | static void cp_reg_reset(gpointer key, gpointer value, gpointer opaque) |
29 | { | |
30 | /* Reset a single ARMCPRegInfo register */ | |
31 | ARMCPRegInfo *ri = value; | |
32 | ARMCPU *cpu = opaque; | |
33 | ||
34 | if (ri->type & ARM_CP_SPECIAL) { | |
35 | return; | |
36 | } | |
37 | ||
38 | if (ri->resetfn) { | |
39 | ri->resetfn(&cpu->env, ri); | |
40 | return; | |
41 | } | |
42 | ||
43 | /* A zero offset is never possible as it would be regs[0] | |
44 | * so we use it to indicate that reset is being handled elsewhere. | |
45 | * This is basically only used for fields in non-core coprocessors | |
46 | * (like the pxa2xx ones). | |
47 | */ | |
48 | if (!ri->fieldoffset) { | |
49 | return; | |
50 | } | |
51 | ||
52 | if (ri->type & ARM_CP_64BIT) { | |
53 | CPREG_FIELD64(&cpu->env, ri) = ri->resetvalue; | |
54 | } else { | |
55 | CPREG_FIELD32(&cpu->env, ri) = ri->resetvalue; | |
56 | } | |
57 | } | |
58 | ||
dec9c2d4 AF |
59 | /* CPUClass::reset() */ |
60 | static void arm_cpu_reset(CPUState *s) | |
61 | { | |
62 | ARMCPU *cpu = ARM_CPU(s); | |
63 | ARMCPUClass *acc = ARM_CPU_GET_CLASS(cpu); | |
3c30dd5a | 64 | CPUARMState *env = &cpu->env; |
3c30dd5a PM |
65 | |
66 | if (qemu_loglevel_mask(CPU_LOG_RESET)) { | |
55e5c285 | 67 | qemu_log("CPU Reset (CPU %d)\n", s->cpu_index); |
3c30dd5a PM |
68 | log_cpu_state(env, 0); |
69 | } | |
dec9c2d4 AF |
70 | |
71 | acc->parent_reset(s); | |
72 | ||
3c30dd5a | 73 | memset(env, 0, offsetof(CPUARMState, breakpoints)); |
4b6a83fb | 74 | g_hash_table_foreach(cpu->cp_regs, cp_reg_reset, cpu); |
3c30dd5a PM |
75 | env->vfp.xregs[ARM_VFP_FPSID] = cpu->reset_fpsid; |
76 | env->vfp.xregs[ARM_VFP_MVFR0] = cpu->mvfr0; | |
77 | env->vfp.xregs[ARM_VFP_MVFR1] = cpu->mvfr1; | |
3c30dd5a PM |
78 | |
79 | if (arm_feature(env, ARM_FEATURE_IWMMXT)) { | |
80 | env->iwmmxt.cregs[ARM_IWMMXT_wCID] = 0x69051000 | 'Q'; | |
81 | } | |
82 | ||
83 | #if defined(CONFIG_USER_ONLY) | |
84 | env->uncached_cpsr = ARM_CPU_MODE_USR; | |
85 | /* For user mode we must enable access to coprocessors */ | |
86 | env->vfp.xregs[ARM_VFP_FPEXC] = 1 << 30; | |
87 | if (arm_feature(env, ARM_FEATURE_IWMMXT)) { | |
88 | env->cp15.c15_cpar = 3; | |
89 | } else if (arm_feature(env, ARM_FEATURE_XSCALE)) { | |
90 | env->cp15.c15_cpar = 1; | |
91 | } | |
92 | #else | |
93 | /* SVC mode with interrupts disabled. */ | |
94 | env->uncached_cpsr = ARM_CPU_MODE_SVC | CPSR_A | CPSR_F | CPSR_I; | |
95 | /* On ARMv7-M the CPSR_I is the value of the PRIMASK register, and is | |
96 | clear at reset. Initial SP and PC are loaded from ROM. */ | |
97 | if (IS_M(env)) { | |
98 | uint32_t pc; | |
99 | uint8_t *rom; | |
100 | env->uncached_cpsr &= ~CPSR_I; | |
101 | rom = rom_ptr(0); | |
102 | if (rom) { | |
103 | /* We should really use ldl_phys here, in case the guest | |
104 | modified flash and reset itself. However images | |
105 | loaded via -kernel have not been copied yet, so load the | |
106 | values directly from there. */ | |
107 | env->regs[13] = ldl_p(rom); | |
108 | pc = ldl_p(rom + 4); | |
109 | env->thumb = pc & 1; | |
110 | env->regs[15] = pc & ~1; | |
111 | } | |
112 | } | |
113 | env->vfp.xregs[ARM_VFP_FPEXC] = 0; | |
3c30dd5a PM |
114 | #endif |
115 | set_flush_to_zero(1, &env->vfp.standard_fp_status); | |
116 | set_flush_inputs_to_zero(1, &env->vfp.standard_fp_status); | |
117 | set_default_nan_mode(1, &env->vfp.standard_fp_status); | |
118 | set_float_detect_tininess(float_tininess_before_rounding, | |
119 | &env->vfp.fp_status); | |
120 | set_float_detect_tininess(float_tininess_before_rounding, | |
121 | &env->vfp.standard_fp_status); | |
122 | tlb_flush(env, 1); | |
123 | /* Reset is a state change for some CPUARMState fields which we | |
124 | * bake assumptions about into translated code, so we need to | |
125 | * tb_flush(). | |
126 | */ | |
127 | tb_flush(env); | |
dec9c2d4 AF |
128 | } |
129 | ||
581be094 PM |
130 | static inline void set_feature(CPUARMState *env, int feature) |
131 | { | |
918f5dca | 132 | env->features |= 1ULL << feature; |
581be094 PM |
133 | } |
134 | ||
777dc784 PM |
135 | static void arm_cpu_initfn(Object *obj) |
136 | { | |
137 | ARMCPU *cpu = ARM_CPU(obj); | |
138 | ||
139 | cpu_exec_init(&cpu->env); | |
4b6a83fb PM |
140 | cpu->cp_regs = g_hash_table_new_full(g_int_hash, g_int_equal, |
141 | g_free, g_free); | |
142 | } | |
143 | ||
144 | static void arm_cpu_finalizefn(Object *obj) | |
145 | { | |
146 | ARMCPU *cpu = ARM_CPU(obj); | |
147 | g_hash_table_destroy(cpu->cp_regs); | |
777dc784 PM |
148 | } |
149 | ||
581be094 PM |
150 | void arm_cpu_realize(ARMCPU *cpu) |
151 | { | |
152 | /* This function is called by cpu_arm_init() because it | |
153 | * needs to do common actions based on feature bits, etc | |
154 | * that have been set by the subclass init functions. | |
155 | * When we have QOM realize support it should become | |
156 | * a true realize function instead. | |
157 | */ | |
158 | CPUARMState *env = &cpu->env; | |
159 | /* Some features automatically imply others: */ | |
160 | if (arm_feature(env, ARM_FEATURE_V7)) { | |
161 | set_feature(env, ARM_FEATURE_VAPA); | |
162 | set_feature(env, ARM_FEATURE_THUMB2); | |
81bdde9d | 163 | set_feature(env, ARM_FEATURE_MPIDR); |
581be094 PM |
164 | if (!arm_feature(env, ARM_FEATURE_M)) { |
165 | set_feature(env, ARM_FEATURE_V6K); | |
166 | } else { | |
167 | set_feature(env, ARM_FEATURE_V6); | |
168 | } | |
169 | } | |
170 | if (arm_feature(env, ARM_FEATURE_V6K)) { | |
171 | set_feature(env, ARM_FEATURE_V6); | |
172 | set_feature(env, ARM_FEATURE_MVFR); | |
173 | } | |
174 | if (arm_feature(env, ARM_FEATURE_V6)) { | |
175 | set_feature(env, ARM_FEATURE_V5); | |
176 | if (!arm_feature(env, ARM_FEATURE_M)) { | |
177 | set_feature(env, ARM_FEATURE_AUXCR); | |
178 | } | |
179 | } | |
180 | if (arm_feature(env, ARM_FEATURE_V5)) { | |
181 | set_feature(env, ARM_FEATURE_V4T); | |
182 | } | |
183 | if (arm_feature(env, ARM_FEATURE_M)) { | |
184 | set_feature(env, ARM_FEATURE_THUMB_DIV); | |
185 | } | |
186 | if (arm_feature(env, ARM_FEATURE_ARM_DIV)) { | |
187 | set_feature(env, ARM_FEATURE_THUMB_DIV); | |
188 | } | |
189 | if (arm_feature(env, ARM_FEATURE_VFP4)) { | |
190 | set_feature(env, ARM_FEATURE_VFP3); | |
191 | } | |
192 | if (arm_feature(env, ARM_FEATURE_VFP3)) { | |
193 | set_feature(env, ARM_FEATURE_VFP); | |
194 | } | |
de9b05b8 PM |
195 | if (arm_feature(env, ARM_FEATURE_LPAE)) { |
196 | set_feature(env, ARM_FEATURE_PXN); | |
197 | } | |
2ceb98c0 PM |
198 | |
199 | register_cp_regs_for_features(cpu); | |
581be094 PM |
200 | } |
201 | ||
777dc784 PM |
202 | /* CPU models */ |
203 | ||
5900d6b2 AF |
204 | static ObjectClass *arm_cpu_class_by_name(const char *cpu_model) |
205 | { | |
206 | ObjectClass *oc; | |
51492fd1 | 207 | char *typename; |
5900d6b2 AF |
208 | |
209 | if (!cpu_model) { | |
210 | return NULL; | |
211 | } | |
212 | ||
51492fd1 AF |
213 | typename = g_strdup_printf("%s-" TYPE_ARM_CPU, cpu_model); |
214 | oc = object_class_by_name(typename); | |
215 | g_free(typename); | |
245fb54d AF |
216 | if (!oc || !object_class_dynamic_cast(oc, TYPE_ARM_CPU) || |
217 | object_class_is_abstract(oc)) { | |
5900d6b2 AF |
218 | return NULL; |
219 | } | |
220 | return oc; | |
221 | } | |
222 | ||
777dc784 PM |
223 | static void arm926_initfn(Object *obj) |
224 | { | |
225 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
226 | set_feature(&cpu->env, ARM_FEATURE_V5); |
227 | set_feature(&cpu->env, ARM_FEATURE_VFP); | |
c4804214 PM |
228 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
229 | set_feature(&cpu->env, ARM_FEATURE_CACHE_TEST_CLEAN); | |
b2d06f96 | 230 | cpu->midr = 0x41069265; |
325b3cef | 231 | cpu->reset_fpsid = 0x41011090; |
64e1671f | 232 | cpu->ctr = 0x1dd20d2; |
0ca7e01c | 233 | cpu->reset_sctlr = 0x00090078; |
777dc784 PM |
234 | } |
235 | ||
236 | static void arm946_initfn(Object *obj) | |
237 | { | |
238 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
239 | set_feature(&cpu->env, ARM_FEATURE_V5); |
240 | set_feature(&cpu->env, ARM_FEATURE_MPU); | |
c4804214 | 241 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
b2d06f96 | 242 | cpu->midr = 0x41059461; |
64e1671f | 243 | cpu->ctr = 0x0f004006; |
0ca7e01c | 244 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
245 | } |
246 | ||
247 | static void arm1026_initfn(Object *obj) | |
248 | { | |
249 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
250 | set_feature(&cpu->env, ARM_FEATURE_V5); |
251 | set_feature(&cpu->env, ARM_FEATURE_VFP); | |
252 | set_feature(&cpu->env, ARM_FEATURE_AUXCR); | |
c4804214 PM |
253 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
254 | set_feature(&cpu->env, ARM_FEATURE_CACHE_TEST_CLEAN); | |
b2d06f96 | 255 | cpu->midr = 0x4106a262; |
325b3cef | 256 | cpu->reset_fpsid = 0x410110a0; |
64e1671f | 257 | cpu->ctr = 0x1dd20d2; |
0ca7e01c | 258 | cpu->reset_sctlr = 0x00090078; |
2771db27 | 259 | cpu->reset_auxcr = 1; |
06d76f31 PM |
260 | { |
261 | /* The 1026 had an IFAR at c6,c0,0,1 rather than the ARMv6 c6,c0,0,2 */ | |
262 | ARMCPRegInfo ifar = { | |
263 | .name = "IFAR", .cp = 15, .crn = 6, .crm = 0, .opc1 = 0, .opc2 = 1, | |
264 | .access = PL1_RW, | |
265 | .fieldoffset = offsetof(CPUARMState, cp15.c6_insn), | |
266 | .resetvalue = 0 | |
267 | }; | |
268 | define_one_arm_cp_reg(cpu, &ifar); | |
269 | } | |
777dc784 PM |
270 | } |
271 | ||
272 | static void arm1136_r2_initfn(Object *obj) | |
273 | { | |
274 | ARMCPU *cpu = ARM_CPU(obj); | |
2e4d7e3e PM |
275 | /* What qemu calls "arm1136_r2" is actually the 1136 r0p2, ie an |
276 | * older core than plain "arm1136". In particular this does not | |
277 | * have the v6K features. | |
278 | * These ID register values are correct for 1136 but may be wrong | |
279 | * for 1136_r2 (in particular r0p2 does not actually implement most | |
280 | * of the ID registers). | |
281 | */ | |
581be094 PM |
282 | set_feature(&cpu->env, ARM_FEATURE_V6); |
283 | set_feature(&cpu->env, ARM_FEATURE_VFP); | |
c4804214 PM |
284 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
285 | set_feature(&cpu->env, ARM_FEATURE_CACHE_DIRTY_REG); | |
286 | set_feature(&cpu->env, ARM_FEATURE_CACHE_BLOCK_OPS); | |
b2d06f96 | 287 | cpu->midr = 0x4107b362; |
325b3cef | 288 | cpu->reset_fpsid = 0x410120b4; |
bd35c355 PM |
289 | cpu->mvfr0 = 0x11111111; |
290 | cpu->mvfr1 = 0x00000000; | |
64e1671f | 291 | cpu->ctr = 0x1dd20d2; |
0ca7e01c | 292 | cpu->reset_sctlr = 0x00050078; |
2e4d7e3e PM |
293 | cpu->id_pfr0 = 0x111; |
294 | cpu->id_pfr1 = 0x1; | |
295 | cpu->id_dfr0 = 0x2; | |
296 | cpu->id_afr0 = 0x3; | |
297 | cpu->id_mmfr0 = 0x01130003; | |
298 | cpu->id_mmfr1 = 0x10030302; | |
299 | cpu->id_mmfr2 = 0x01222110; | |
300 | cpu->id_isar0 = 0x00140011; | |
301 | cpu->id_isar1 = 0x12002111; | |
302 | cpu->id_isar2 = 0x11231111; | |
303 | cpu->id_isar3 = 0x01102131; | |
304 | cpu->id_isar4 = 0x141; | |
2771db27 | 305 | cpu->reset_auxcr = 7; |
777dc784 PM |
306 | } |
307 | ||
308 | static void arm1136_initfn(Object *obj) | |
309 | { | |
310 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
311 | set_feature(&cpu->env, ARM_FEATURE_V6K); |
312 | set_feature(&cpu->env, ARM_FEATURE_V6); | |
313 | set_feature(&cpu->env, ARM_FEATURE_VFP); | |
c4804214 PM |
314 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
315 | set_feature(&cpu->env, ARM_FEATURE_CACHE_DIRTY_REG); | |
316 | set_feature(&cpu->env, ARM_FEATURE_CACHE_BLOCK_OPS); | |
b2d06f96 | 317 | cpu->midr = 0x4117b363; |
325b3cef | 318 | cpu->reset_fpsid = 0x410120b4; |
bd35c355 PM |
319 | cpu->mvfr0 = 0x11111111; |
320 | cpu->mvfr1 = 0x00000000; | |
64e1671f | 321 | cpu->ctr = 0x1dd20d2; |
0ca7e01c | 322 | cpu->reset_sctlr = 0x00050078; |
2e4d7e3e PM |
323 | cpu->id_pfr0 = 0x111; |
324 | cpu->id_pfr1 = 0x1; | |
325 | cpu->id_dfr0 = 0x2; | |
326 | cpu->id_afr0 = 0x3; | |
327 | cpu->id_mmfr0 = 0x01130003; | |
328 | cpu->id_mmfr1 = 0x10030302; | |
329 | cpu->id_mmfr2 = 0x01222110; | |
330 | cpu->id_isar0 = 0x00140011; | |
331 | cpu->id_isar1 = 0x12002111; | |
332 | cpu->id_isar2 = 0x11231111; | |
333 | cpu->id_isar3 = 0x01102131; | |
334 | cpu->id_isar4 = 0x141; | |
2771db27 | 335 | cpu->reset_auxcr = 7; |
777dc784 PM |
336 | } |
337 | ||
338 | static void arm1176_initfn(Object *obj) | |
339 | { | |
340 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
341 | set_feature(&cpu->env, ARM_FEATURE_V6K); |
342 | set_feature(&cpu->env, ARM_FEATURE_VFP); | |
343 | set_feature(&cpu->env, ARM_FEATURE_VAPA); | |
c4804214 PM |
344 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
345 | set_feature(&cpu->env, ARM_FEATURE_CACHE_DIRTY_REG); | |
346 | set_feature(&cpu->env, ARM_FEATURE_CACHE_BLOCK_OPS); | |
b2d06f96 | 347 | cpu->midr = 0x410fb767; |
325b3cef | 348 | cpu->reset_fpsid = 0x410120b5; |
bd35c355 PM |
349 | cpu->mvfr0 = 0x11111111; |
350 | cpu->mvfr1 = 0x00000000; | |
64e1671f | 351 | cpu->ctr = 0x1dd20d2; |
0ca7e01c | 352 | cpu->reset_sctlr = 0x00050078; |
2e4d7e3e PM |
353 | cpu->id_pfr0 = 0x111; |
354 | cpu->id_pfr1 = 0x11; | |
355 | cpu->id_dfr0 = 0x33; | |
356 | cpu->id_afr0 = 0; | |
357 | cpu->id_mmfr0 = 0x01130003; | |
358 | cpu->id_mmfr1 = 0x10030302; | |
359 | cpu->id_mmfr2 = 0x01222100; | |
360 | cpu->id_isar0 = 0x0140011; | |
361 | cpu->id_isar1 = 0x12002111; | |
362 | cpu->id_isar2 = 0x11231121; | |
363 | cpu->id_isar3 = 0x01102131; | |
364 | cpu->id_isar4 = 0x01141; | |
2771db27 | 365 | cpu->reset_auxcr = 7; |
777dc784 PM |
366 | } |
367 | ||
368 | static void arm11mpcore_initfn(Object *obj) | |
369 | { | |
370 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
371 | set_feature(&cpu->env, ARM_FEATURE_V6K); |
372 | set_feature(&cpu->env, ARM_FEATURE_VFP); | |
373 | set_feature(&cpu->env, ARM_FEATURE_VAPA); | |
81bdde9d | 374 | set_feature(&cpu->env, ARM_FEATURE_MPIDR); |
c4804214 | 375 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
b2d06f96 | 376 | cpu->midr = 0x410fb022; |
325b3cef | 377 | cpu->reset_fpsid = 0x410120b4; |
bd35c355 PM |
378 | cpu->mvfr0 = 0x11111111; |
379 | cpu->mvfr1 = 0x00000000; | |
200bf596 | 380 | cpu->ctr = 0x1d192992; /* 32K icache 32K dcache */ |
2e4d7e3e PM |
381 | cpu->id_pfr0 = 0x111; |
382 | cpu->id_pfr1 = 0x1; | |
383 | cpu->id_dfr0 = 0; | |
384 | cpu->id_afr0 = 0x2; | |
385 | cpu->id_mmfr0 = 0x01100103; | |
386 | cpu->id_mmfr1 = 0x10020302; | |
387 | cpu->id_mmfr2 = 0x01222000; | |
388 | cpu->id_isar0 = 0x00100011; | |
389 | cpu->id_isar1 = 0x12002111; | |
390 | cpu->id_isar2 = 0x11221011; | |
391 | cpu->id_isar3 = 0x01102131; | |
392 | cpu->id_isar4 = 0x141; | |
2771db27 | 393 | cpu->reset_auxcr = 1; |
777dc784 PM |
394 | } |
395 | ||
396 | static void cortex_m3_initfn(Object *obj) | |
397 | { | |
398 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
399 | set_feature(&cpu->env, ARM_FEATURE_V7); |
400 | set_feature(&cpu->env, ARM_FEATURE_M); | |
b2d06f96 | 401 | cpu->midr = 0x410fc231; |
777dc784 PM |
402 | } |
403 | ||
34f90529 PM |
404 | static const ARMCPRegInfo cortexa8_cp_reginfo[] = { |
405 | { .name = "L2LOCKDOWN", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 0, | |
406 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
407 | { .name = "L2AUXCR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 2, | |
408 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
409 | REGINFO_SENTINEL | |
410 | }; | |
411 | ||
777dc784 PM |
412 | static void cortex_a8_initfn(Object *obj) |
413 | { | |
414 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
415 | set_feature(&cpu->env, ARM_FEATURE_V7); |
416 | set_feature(&cpu->env, ARM_FEATURE_VFP3); | |
417 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
418 | set_feature(&cpu->env, ARM_FEATURE_THUMB2EE); | |
c4804214 | 419 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
b2d06f96 | 420 | cpu->midr = 0x410fc080; |
325b3cef | 421 | cpu->reset_fpsid = 0x410330c0; |
bd35c355 PM |
422 | cpu->mvfr0 = 0x11110222; |
423 | cpu->mvfr1 = 0x00011100; | |
64e1671f | 424 | cpu->ctr = 0x82048004; |
0ca7e01c | 425 | cpu->reset_sctlr = 0x00c50078; |
2e4d7e3e PM |
426 | cpu->id_pfr0 = 0x1031; |
427 | cpu->id_pfr1 = 0x11; | |
428 | cpu->id_dfr0 = 0x400; | |
429 | cpu->id_afr0 = 0; | |
430 | cpu->id_mmfr0 = 0x31100003; | |
431 | cpu->id_mmfr1 = 0x20000000; | |
432 | cpu->id_mmfr2 = 0x01202000; | |
433 | cpu->id_mmfr3 = 0x11; | |
434 | cpu->id_isar0 = 0x00101111; | |
435 | cpu->id_isar1 = 0x12112111; | |
436 | cpu->id_isar2 = 0x21232031; | |
437 | cpu->id_isar3 = 0x11112131; | |
438 | cpu->id_isar4 = 0x00111142; | |
85df3786 PM |
439 | cpu->clidr = (1 << 27) | (2 << 24) | 3; |
440 | cpu->ccsidr[0] = 0xe007e01a; /* 16k L1 dcache. */ | |
441 | cpu->ccsidr[1] = 0x2007e01a; /* 16k L1 icache. */ | |
442 | cpu->ccsidr[2] = 0xf0000000; /* No L2 icache. */ | |
2771db27 | 443 | cpu->reset_auxcr = 2; |
34f90529 | 444 | define_arm_cp_regs(cpu, cortexa8_cp_reginfo); |
777dc784 PM |
445 | } |
446 | ||
1047b9d7 PM |
447 | static const ARMCPRegInfo cortexa9_cp_reginfo[] = { |
448 | /* power_control should be set to maximum latency. Again, | |
449 | * default to 0 and set by private hook | |
450 | */ | |
451 | { .name = "A9_PWRCTL", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 0, | |
452 | .access = PL1_RW, .resetvalue = 0, | |
453 | .fieldoffset = offsetof(CPUARMState, cp15.c15_power_control) }, | |
454 | { .name = "A9_DIAG", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 1, | |
455 | .access = PL1_RW, .resetvalue = 0, | |
456 | .fieldoffset = offsetof(CPUARMState, cp15.c15_diagnostic) }, | |
457 | { .name = "A9_PWRDIAG", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 2, | |
458 | .access = PL1_RW, .resetvalue = 0, | |
459 | .fieldoffset = offsetof(CPUARMState, cp15.c15_power_diagnostic) }, | |
460 | { .name = "NEONBUSY", .cp = 15, .crn = 15, .crm = 1, .opc1 = 0, .opc2 = 0, | |
461 | .access = PL1_RW, .resetvalue = 0, .type = ARM_CP_CONST }, | |
462 | /* TLB lockdown control */ | |
463 | { .name = "TLB_LOCKR", .cp = 15, .crn = 15, .crm = 4, .opc1 = 5, .opc2 = 2, | |
464 | .access = PL1_W, .resetvalue = 0, .type = ARM_CP_NOP }, | |
465 | { .name = "TLB_LOCKW", .cp = 15, .crn = 15, .crm = 4, .opc1 = 5, .opc2 = 4, | |
466 | .access = PL1_W, .resetvalue = 0, .type = ARM_CP_NOP }, | |
467 | { .name = "TLB_VA", .cp = 15, .crn = 15, .crm = 5, .opc1 = 5, .opc2 = 2, | |
468 | .access = PL1_RW, .resetvalue = 0, .type = ARM_CP_CONST }, | |
469 | { .name = "TLB_PA", .cp = 15, .crn = 15, .crm = 6, .opc1 = 5, .opc2 = 2, | |
470 | .access = PL1_RW, .resetvalue = 0, .type = ARM_CP_CONST }, | |
471 | { .name = "TLB_ATTR", .cp = 15, .crn = 15, .crm = 7, .opc1 = 5, .opc2 = 2, | |
472 | .access = PL1_RW, .resetvalue = 0, .type = ARM_CP_CONST }, | |
473 | REGINFO_SENTINEL | |
474 | }; | |
475 | ||
777dc784 PM |
476 | static void cortex_a9_initfn(Object *obj) |
477 | { | |
478 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
479 | set_feature(&cpu->env, ARM_FEATURE_V7); |
480 | set_feature(&cpu->env, ARM_FEATURE_VFP3); | |
481 | set_feature(&cpu->env, ARM_FEATURE_VFP_FP16); | |
482 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
483 | set_feature(&cpu->env, ARM_FEATURE_THUMB2EE); | |
484 | /* Note that A9 supports the MP extensions even for | |
485 | * A9UP and single-core A9MP (which are both different | |
486 | * and valid configurations; we don't model A9UP). | |
487 | */ | |
488 | set_feature(&cpu->env, ARM_FEATURE_V7MP); | |
b2d06f96 | 489 | cpu->midr = 0x410fc090; |
325b3cef | 490 | cpu->reset_fpsid = 0x41033090; |
bd35c355 PM |
491 | cpu->mvfr0 = 0x11110222; |
492 | cpu->mvfr1 = 0x01111111; | |
64e1671f | 493 | cpu->ctr = 0x80038003; |
0ca7e01c | 494 | cpu->reset_sctlr = 0x00c50078; |
2e4d7e3e PM |
495 | cpu->id_pfr0 = 0x1031; |
496 | cpu->id_pfr1 = 0x11; | |
497 | cpu->id_dfr0 = 0x000; | |
498 | cpu->id_afr0 = 0; | |
499 | cpu->id_mmfr0 = 0x00100103; | |
500 | cpu->id_mmfr1 = 0x20000000; | |
501 | cpu->id_mmfr2 = 0x01230000; | |
502 | cpu->id_mmfr3 = 0x00002111; | |
503 | cpu->id_isar0 = 0x00101111; | |
504 | cpu->id_isar1 = 0x13112111; | |
505 | cpu->id_isar2 = 0x21232041; | |
506 | cpu->id_isar3 = 0x11112131; | |
507 | cpu->id_isar4 = 0x00111142; | |
85df3786 PM |
508 | cpu->clidr = (1 << 27) | (1 << 24) | 3; |
509 | cpu->ccsidr[0] = 0xe00fe015; /* 16k L1 dcache. */ | |
510 | cpu->ccsidr[1] = 0x200fe015; /* 16k L1 icache. */ | |
1047b9d7 PM |
511 | { |
512 | ARMCPRegInfo cbar = { | |
513 | .name = "CBAR", .cp = 15, .crn = 15, .crm = 0, .opc1 = 4, | |
514 | .opc2 = 0, .access = PL1_R|PL3_W, .resetvalue = cpu->reset_cbar, | |
515 | .fieldoffset = offsetof(CPUARMState, cp15.c15_config_base_address) | |
516 | }; | |
517 | define_one_arm_cp_reg(cpu, &cbar); | |
518 | define_arm_cp_regs(cpu, cortexa9_cp_reginfo); | |
519 | } | |
777dc784 PM |
520 | } |
521 | ||
34f90529 PM |
522 | #ifndef CONFIG_USER_ONLY |
523 | static int a15_l2ctlr_read(CPUARMState *env, const ARMCPRegInfo *ri, | |
524 | uint64_t *value) | |
525 | { | |
526 | /* Linux wants the number of processors from here. | |
527 | * Might as well set the interrupt-controller bit too. | |
528 | */ | |
529 | *value = ((smp_cpus - 1) << 24) | (1 << 23); | |
530 | return 0; | |
531 | } | |
532 | #endif | |
533 | ||
534 | static const ARMCPRegInfo cortexa15_cp_reginfo[] = { | |
535 | #ifndef CONFIG_USER_ONLY | |
536 | { .name = "L2CTLR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 2, | |
537 | .access = PL1_RW, .resetvalue = 0, .readfn = a15_l2ctlr_read, | |
538 | .writefn = arm_cp_write_ignore, }, | |
539 | #endif | |
540 | { .name = "L2ECTLR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 3, | |
541 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
542 | REGINFO_SENTINEL | |
543 | }; | |
544 | ||
777dc784 PM |
545 | static void cortex_a15_initfn(Object *obj) |
546 | { | |
547 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
548 | set_feature(&cpu->env, ARM_FEATURE_V7); |
549 | set_feature(&cpu->env, ARM_FEATURE_VFP4); | |
550 | set_feature(&cpu->env, ARM_FEATURE_VFP_FP16); | |
551 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
552 | set_feature(&cpu->env, ARM_FEATURE_THUMB2EE); | |
553 | set_feature(&cpu->env, ARM_FEATURE_ARM_DIV); | |
554 | set_feature(&cpu->env, ARM_FEATURE_V7MP); | |
555 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
c4804214 | 556 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
de9b05b8 | 557 | set_feature(&cpu->env, ARM_FEATURE_LPAE); |
b2d06f96 | 558 | cpu->midr = 0x412fc0f1; |
325b3cef | 559 | cpu->reset_fpsid = 0x410430f0; |
bd35c355 PM |
560 | cpu->mvfr0 = 0x10110222; |
561 | cpu->mvfr1 = 0x11111111; | |
64e1671f | 562 | cpu->ctr = 0x8444c004; |
0ca7e01c | 563 | cpu->reset_sctlr = 0x00c50078; |
2e4d7e3e PM |
564 | cpu->id_pfr0 = 0x00001131; |
565 | cpu->id_pfr1 = 0x00011011; | |
566 | cpu->id_dfr0 = 0x02010555; | |
567 | cpu->id_afr0 = 0x00000000; | |
568 | cpu->id_mmfr0 = 0x10201105; | |
569 | cpu->id_mmfr1 = 0x20000000; | |
570 | cpu->id_mmfr2 = 0x01240000; | |
571 | cpu->id_mmfr3 = 0x02102211; | |
572 | cpu->id_isar0 = 0x02101110; | |
573 | cpu->id_isar1 = 0x13112111; | |
574 | cpu->id_isar2 = 0x21232041; | |
575 | cpu->id_isar3 = 0x11112131; | |
576 | cpu->id_isar4 = 0x10011142; | |
85df3786 PM |
577 | cpu->clidr = 0x0a200023; |
578 | cpu->ccsidr[0] = 0x701fe00a; /* 32K L1 dcache */ | |
579 | cpu->ccsidr[1] = 0x201fe00a; /* 32K L1 icache */ | |
580 | cpu->ccsidr[2] = 0x711fe07a; /* 4096K L2 unified cache */ | |
34f90529 | 581 | define_arm_cp_regs(cpu, cortexa15_cp_reginfo); |
777dc784 PM |
582 | } |
583 | ||
584 | static void ti925t_initfn(Object *obj) | |
585 | { | |
586 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
587 | set_feature(&cpu->env, ARM_FEATURE_V4T); |
588 | set_feature(&cpu->env, ARM_FEATURE_OMAPCP); | |
777dc784 | 589 | cpu->midr = ARM_CPUID_TI925T; |
64e1671f | 590 | cpu->ctr = 0x5109149; |
0ca7e01c | 591 | cpu->reset_sctlr = 0x00000070; |
777dc784 PM |
592 | } |
593 | ||
594 | static void sa1100_initfn(Object *obj) | |
595 | { | |
596 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 | 597 | set_feature(&cpu->env, ARM_FEATURE_STRONGARM); |
c4804214 | 598 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
b2d06f96 | 599 | cpu->midr = 0x4401A11B; |
0ca7e01c | 600 | cpu->reset_sctlr = 0x00000070; |
777dc784 PM |
601 | } |
602 | ||
603 | static void sa1110_initfn(Object *obj) | |
604 | { | |
605 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 | 606 | set_feature(&cpu->env, ARM_FEATURE_STRONGARM); |
c4804214 | 607 | set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); |
b2d06f96 | 608 | cpu->midr = 0x6901B119; |
0ca7e01c | 609 | cpu->reset_sctlr = 0x00000070; |
777dc784 PM |
610 | } |
611 | ||
612 | static void pxa250_initfn(Object *obj) | |
613 | { | |
614 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
615 | set_feature(&cpu->env, ARM_FEATURE_V5); |
616 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
b2d06f96 | 617 | cpu->midr = 0x69052100; |
64e1671f | 618 | cpu->ctr = 0xd172172; |
0ca7e01c | 619 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
620 | } |
621 | ||
622 | static void pxa255_initfn(Object *obj) | |
623 | { | |
624 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
625 | set_feature(&cpu->env, ARM_FEATURE_V5); |
626 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
b2d06f96 | 627 | cpu->midr = 0x69052d00; |
64e1671f | 628 | cpu->ctr = 0xd172172; |
0ca7e01c | 629 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
630 | } |
631 | ||
632 | static void pxa260_initfn(Object *obj) | |
633 | { | |
634 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
635 | set_feature(&cpu->env, ARM_FEATURE_V5); |
636 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
b2d06f96 | 637 | cpu->midr = 0x69052903; |
64e1671f | 638 | cpu->ctr = 0xd172172; |
0ca7e01c | 639 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
640 | } |
641 | ||
642 | static void pxa261_initfn(Object *obj) | |
643 | { | |
644 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
645 | set_feature(&cpu->env, ARM_FEATURE_V5); |
646 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
b2d06f96 | 647 | cpu->midr = 0x69052d05; |
64e1671f | 648 | cpu->ctr = 0xd172172; |
0ca7e01c | 649 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
650 | } |
651 | ||
652 | static void pxa262_initfn(Object *obj) | |
653 | { | |
654 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
655 | set_feature(&cpu->env, ARM_FEATURE_V5); |
656 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
b2d06f96 | 657 | cpu->midr = 0x69052d06; |
64e1671f | 658 | cpu->ctr = 0xd172172; |
0ca7e01c | 659 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
660 | } |
661 | ||
662 | static void pxa270a0_initfn(Object *obj) | |
663 | { | |
664 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
665 | set_feature(&cpu->env, ARM_FEATURE_V5); |
666 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
667 | set_feature(&cpu->env, ARM_FEATURE_IWMMXT); | |
b2d06f96 | 668 | cpu->midr = 0x69054110; |
64e1671f | 669 | cpu->ctr = 0xd172172; |
0ca7e01c | 670 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
671 | } |
672 | ||
673 | static void pxa270a1_initfn(Object *obj) | |
674 | { | |
675 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
676 | set_feature(&cpu->env, ARM_FEATURE_V5); |
677 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
678 | set_feature(&cpu->env, ARM_FEATURE_IWMMXT); | |
b2d06f96 | 679 | cpu->midr = 0x69054111; |
64e1671f | 680 | cpu->ctr = 0xd172172; |
0ca7e01c | 681 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
682 | } |
683 | ||
684 | static void pxa270b0_initfn(Object *obj) | |
685 | { | |
686 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
687 | set_feature(&cpu->env, ARM_FEATURE_V5); |
688 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
689 | set_feature(&cpu->env, ARM_FEATURE_IWMMXT); | |
b2d06f96 | 690 | cpu->midr = 0x69054112; |
64e1671f | 691 | cpu->ctr = 0xd172172; |
0ca7e01c | 692 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
693 | } |
694 | ||
695 | static void pxa270b1_initfn(Object *obj) | |
696 | { | |
697 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
698 | set_feature(&cpu->env, ARM_FEATURE_V5); |
699 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
700 | set_feature(&cpu->env, ARM_FEATURE_IWMMXT); | |
b2d06f96 | 701 | cpu->midr = 0x69054113; |
64e1671f | 702 | cpu->ctr = 0xd172172; |
0ca7e01c | 703 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
704 | } |
705 | ||
706 | static void pxa270c0_initfn(Object *obj) | |
707 | { | |
708 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
709 | set_feature(&cpu->env, ARM_FEATURE_V5); |
710 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
711 | set_feature(&cpu->env, ARM_FEATURE_IWMMXT); | |
b2d06f96 | 712 | cpu->midr = 0x69054114; |
64e1671f | 713 | cpu->ctr = 0xd172172; |
0ca7e01c | 714 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
715 | } |
716 | ||
717 | static void pxa270c5_initfn(Object *obj) | |
718 | { | |
719 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
720 | set_feature(&cpu->env, ARM_FEATURE_V5); |
721 | set_feature(&cpu->env, ARM_FEATURE_XSCALE); | |
722 | set_feature(&cpu->env, ARM_FEATURE_IWMMXT); | |
b2d06f96 | 723 | cpu->midr = 0x69054117; |
64e1671f | 724 | cpu->ctr = 0xd172172; |
0ca7e01c | 725 | cpu->reset_sctlr = 0x00000078; |
777dc784 PM |
726 | } |
727 | ||
728 | static void arm_any_initfn(Object *obj) | |
729 | { | |
730 | ARMCPU *cpu = ARM_CPU(obj); | |
581be094 PM |
731 | set_feature(&cpu->env, ARM_FEATURE_V7); |
732 | set_feature(&cpu->env, ARM_FEATURE_VFP4); | |
733 | set_feature(&cpu->env, ARM_FEATURE_VFP_FP16); | |
734 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
735 | set_feature(&cpu->env, ARM_FEATURE_THUMB2EE); | |
736 | set_feature(&cpu->env, ARM_FEATURE_ARM_DIV); | |
737 | set_feature(&cpu->env, ARM_FEATURE_V7MP); | |
b2d06f96 | 738 | cpu->midr = 0xffffffff; |
777dc784 PM |
739 | } |
740 | ||
741 | typedef struct ARMCPUInfo { | |
742 | const char *name; | |
743 | void (*initfn)(Object *obj); | |
744 | } ARMCPUInfo; | |
745 | ||
746 | static const ARMCPUInfo arm_cpus[] = { | |
747 | { .name = "arm926", .initfn = arm926_initfn }, | |
748 | { .name = "arm946", .initfn = arm946_initfn }, | |
749 | { .name = "arm1026", .initfn = arm1026_initfn }, | |
750 | /* What QEMU calls "arm1136-r2" is actually the 1136 r0p2, i.e. an | |
751 | * older core than plain "arm1136". In particular this does not | |
752 | * have the v6K features. | |
753 | */ | |
754 | { .name = "arm1136-r2", .initfn = arm1136_r2_initfn }, | |
755 | { .name = "arm1136", .initfn = arm1136_initfn }, | |
756 | { .name = "arm1176", .initfn = arm1176_initfn }, | |
757 | { .name = "arm11mpcore", .initfn = arm11mpcore_initfn }, | |
758 | { .name = "cortex-m3", .initfn = cortex_m3_initfn }, | |
759 | { .name = "cortex-a8", .initfn = cortex_a8_initfn }, | |
760 | { .name = "cortex-a9", .initfn = cortex_a9_initfn }, | |
761 | { .name = "cortex-a15", .initfn = cortex_a15_initfn }, | |
762 | { .name = "ti925t", .initfn = ti925t_initfn }, | |
763 | { .name = "sa1100", .initfn = sa1100_initfn }, | |
764 | { .name = "sa1110", .initfn = sa1110_initfn }, | |
765 | { .name = "pxa250", .initfn = pxa250_initfn }, | |
766 | { .name = "pxa255", .initfn = pxa255_initfn }, | |
767 | { .name = "pxa260", .initfn = pxa260_initfn }, | |
768 | { .name = "pxa261", .initfn = pxa261_initfn }, | |
769 | { .name = "pxa262", .initfn = pxa262_initfn }, | |
770 | /* "pxa270" is an alias for "pxa270-a0" */ | |
771 | { .name = "pxa270", .initfn = pxa270a0_initfn }, | |
772 | { .name = "pxa270-a0", .initfn = pxa270a0_initfn }, | |
773 | { .name = "pxa270-a1", .initfn = pxa270a1_initfn }, | |
774 | { .name = "pxa270-b0", .initfn = pxa270b0_initfn }, | |
775 | { .name = "pxa270-b1", .initfn = pxa270b1_initfn }, | |
776 | { .name = "pxa270-c0", .initfn = pxa270c0_initfn }, | |
777 | { .name = "pxa270-c5", .initfn = pxa270c5_initfn }, | |
778 | { .name = "any", .initfn = arm_any_initfn }, | |
779 | }; | |
780 | ||
dec9c2d4 AF |
781 | static void arm_cpu_class_init(ObjectClass *oc, void *data) |
782 | { | |
783 | ARMCPUClass *acc = ARM_CPU_CLASS(oc); | |
784 | CPUClass *cc = CPU_CLASS(acc); | |
785 | ||
786 | acc->parent_reset = cc->reset; | |
787 | cc->reset = arm_cpu_reset; | |
5900d6b2 AF |
788 | |
789 | cc->class_by_name = arm_cpu_class_by_name; | |
dec9c2d4 AF |
790 | } |
791 | ||
777dc784 PM |
792 | static void cpu_register(const ARMCPUInfo *info) |
793 | { | |
794 | TypeInfo type_info = { | |
777dc784 PM |
795 | .parent = TYPE_ARM_CPU, |
796 | .instance_size = sizeof(ARMCPU), | |
797 | .instance_init = info->initfn, | |
798 | .class_size = sizeof(ARMCPUClass), | |
799 | }; | |
800 | ||
51492fd1 | 801 | type_info.name = g_strdup_printf("%s-" TYPE_ARM_CPU, info->name); |
918fd083 | 802 | type_register(&type_info); |
51492fd1 | 803 | g_free((void *)type_info.name); |
777dc784 PM |
804 | } |
805 | ||
dec9c2d4 AF |
806 | static const TypeInfo arm_cpu_type_info = { |
807 | .name = TYPE_ARM_CPU, | |
808 | .parent = TYPE_CPU, | |
809 | .instance_size = sizeof(ARMCPU), | |
777dc784 | 810 | .instance_init = arm_cpu_initfn, |
4b6a83fb | 811 | .instance_finalize = arm_cpu_finalizefn, |
777dc784 | 812 | .abstract = true, |
dec9c2d4 AF |
813 | .class_size = sizeof(ARMCPUClass), |
814 | .class_init = arm_cpu_class_init, | |
815 | }; | |
816 | ||
817 | static void arm_cpu_register_types(void) | |
818 | { | |
777dc784 PM |
819 | int i; |
820 | ||
dec9c2d4 | 821 | type_register_static(&arm_cpu_type_info); |
777dc784 PM |
822 | for (i = 0; i < ARRAY_SIZE(arm_cpus); i++) { |
823 | cpu_register(&arm_cpus[i]); | |
824 | } | |
dec9c2d4 AF |
825 | } |
826 | ||
827 | type_init(arm_cpu_register_types) |