]> git.proxmox.com Git - mirror_qemu.git/blame - target-cris/cpu-qom.h
s390x/skeys: Fix instance and class size
[mirror_qemu.git] / target-cris / cpu-qom.h
CommitLineData
e739a48e
AF
1/*
2 * QEMU CRIS CPU
3 *
4 * Copyright (c) 2012 SUSE LINUX Products GmbH
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see
18 * <http://www.gnu.org/licenses/lgpl-2.1.html>
19 */
20#ifndef QEMU_CRIS_CPU_QOM_H
21#define QEMU_CRIS_CPU_QOM_H
22
14cccb61 23#include "qom/cpu.h"
e739a48e
AF
24
25#define TYPE_CRIS_CPU "cris-cpu"
26
27#define CRIS_CPU_CLASS(klass) \
28 OBJECT_CLASS_CHECK(CRISCPUClass, (klass), TYPE_CRIS_CPU)
29#define CRIS_CPU(obj) \
30 OBJECT_CHECK(CRISCPU, (obj), TYPE_CRIS_CPU)
31#define CRIS_CPU_GET_CLASS(obj) \
32 OBJECT_GET_CLASS(CRISCPUClass, (obj), TYPE_CRIS_CPU)
33
34/**
35 * CRISCPUClass:
ca45f8b0 36 * @parent_realize: The parent class' realize handler.
e739a48e 37 * @parent_reset: The parent class' reset handler.
6ae064fc 38 * @vr: Version Register value.
e739a48e
AF
39 *
40 * A CRIS CPU model.
41 */
42typedef struct CRISCPUClass {
43 /*< private >*/
44 CPUClass parent_class;
45 /*< public >*/
46
ca45f8b0 47 DeviceRealize parent_realize;
e739a48e 48 void (*parent_reset)(CPUState *cpu);
6ae064fc
AF
49
50 uint32_t vr;
e739a48e
AF
51} CRISCPUClass;
52
53/**
54 * CRISCPU:
55 * @env: #CPUCRISState
56 *
57 * A CRIS CPU.
58 */
59typedef struct CRISCPU {
60 /*< private >*/
61 CPUState parent_obj;
62 /*< public >*/
63
64 CPUCRISState env;
65} CRISCPU;
66
67static inline CRISCPU *cris_env_get_cpu(CPUCRISState *env)
68{
6e42be7c 69 return container_of(env, CRISCPU, env);
e739a48e
AF
70}
71
72#define ENV_GET_CPU(e) CPU(cris_env_get_cpu(e))
73
fadf9825 74#define ENV_OFFSET offsetof(CRISCPU, env)
e739a48e 75
16a1b6e9
JQ
76#ifndef CONFIG_USER_ONLY
77extern const struct VMStateDescription vmstate_cris_cpu;
78#endif
79
97a8ea5a 80void cris_cpu_do_interrupt(CPUState *cpu);
b21bfeea 81void crisv10_cpu_do_interrupt(CPUState *cpu);
5a1f7f44 82bool cris_cpu_exec_interrupt(CPUState *cpu, int int_req);
97a8ea5a 83
878096ee
AF
84void cris_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
85 int flags);
86
00b941e5
AF
87hwaddr cris_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
88
90431220 89int crisv10_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
5b50e790
AF
90int cris_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
91int cris_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
92
e739a48e 93#endif