]>
Commit | Line | Data |
---|---|---|
9a64fbe4 | 1 | /* |
3fc6c082 | 2 | * PowerPC emulation helpers for qemu. |
5fafdf24 | 3 | * |
76a66253 | 4 | * Copyright (c) 2003-2007 Jocelyn Mayer |
9a64fbe4 FB |
5 | * |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
9 | * version 2 of the License, or (at your option) any later version. | |
10 | * | |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
17 | * License along with this library; if not, write to the Free Software | |
18 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
19 | */ | |
9a64fbe4 | 20 | #include "exec.h" |
603fccce | 21 | #include "host-utils.h" |
a7812ae4 | 22 | #include "helper.h" |
9a64fbe4 | 23 | |
0411a972 | 24 | #include "helper_regs.h" |
0487d6a8 | 25 | |
fdabc366 FB |
26 | //#define DEBUG_OP |
27 | //#define DEBUG_EXCEPTIONS | |
76a66253 | 28 | //#define DEBUG_SOFTWARE_TLB |
fdabc366 | 29 | |
9a64fbe4 FB |
30 | /*****************************************************************************/ |
31 | /* Exceptions processing helpers */ | |
9a64fbe4 | 32 | |
64adab3f | 33 | void helper_raise_exception_err (uint32_t exception, uint32_t error_code) |
9a64fbe4 | 34 | { |
e06fcd75 AJ |
35 | #if 0 |
36 | printf("Raise exception %3x code : %d\n", exception, error_code); | |
37 | #endif | |
38 | env->exception_index = exception; | |
39 | env->error_code = error_code; | |
40 | cpu_loop_exit(); | |
76a66253 | 41 | } |
9fddaa0c | 42 | |
e06fcd75 | 43 | void helper_raise_exception (uint32_t exception) |
9fddaa0c | 44 | { |
e06fcd75 | 45 | helper_raise_exception_err(exception, 0); |
9a64fbe4 FB |
46 | } |
47 | ||
76a66253 JM |
48 | /*****************************************************************************/ |
49 | /* Registers load and stores */ | |
a7812ae4 | 50 | target_ulong helper_load_cr (void) |
76a66253 | 51 | { |
e1571908 AJ |
52 | return (env->crf[0] << 28) | |
53 | (env->crf[1] << 24) | | |
54 | (env->crf[2] << 20) | | |
55 | (env->crf[3] << 16) | | |
56 | (env->crf[4] << 12) | | |
57 | (env->crf[5] << 8) | | |
58 | (env->crf[6] << 4) | | |
59 | (env->crf[7] << 0); | |
76a66253 JM |
60 | } |
61 | ||
e1571908 | 62 | void helper_store_cr (target_ulong val, uint32_t mask) |
76a66253 JM |
63 | { |
64 | int i, sh; | |
65 | ||
36081602 | 66 | for (i = 0, sh = 7; i < 8; i++, sh--) { |
76a66253 | 67 | if (mask & (1 << sh)) |
e1571908 | 68 | env->crf[i] = (val >> (sh * 4)) & 0xFUL; |
76a66253 JM |
69 | } |
70 | } | |
71 | ||
45d827d2 AJ |
72 | /*****************************************************************************/ |
73 | /* SPR accesses */ | |
74 | void helper_load_dump_spr (uint32_t sprn) | |
a496775f | 75 | { |
6b80055d | 76 | if (loglevel != 0) { |
a496775f JM |
77 | fprintf(logfile, "Read SPR %d %03x => " ADDRX "\n", |
78 | sprn, sprn, env->spr[sprn]); | |
79 | } | |
a496775f JM |
80 | } |
81 | ||
45d827d2 | 82 | void helper_store_dump_spr (uint32_t sprn) |
a496775f | 83 | { |
6b80055d | 84 | if (loglevel != 0) { |
45d827d2 AJ |
85 | fprintf(logfile, "Write SPR %d %03x <= " ADDRX "\n", |
86 | sprn, sprn, env->spr[sprn]); | |
87 | } | |
88 | } | |
89 | ||
90 | target_ulong helper_load_tbl (void) | |
91 | { | |
92 | return cpu_ppc_load_tbl(env); | |
93 | } | |
94 | ||
95 | target_ulong helper_load_tbu (void) | |
96 | { | |
97 | return cpu_ppc_load_tbu(env); | |
98 | } | |
99 | ||
100 | target_ulong helper_load_atbl (void) | |
101 | { | |
102 | return cpu_ppc_load_atbl(env); | |
103 | } | |
104 | ||
105 | target_ulong helper_load_atbu (void) | |
106 | { | |
107 | return cpu_ppc_load_atbu(env); | |
108 | } | |
109 | ||
110 | target_ulong helper_load_601_rtcl (void) | |
111 | { | |
112 | return cpu_ppc601_load_rtcl(env); | |
113 | } | |
114 | ||
115 | target_ulong helper_load_601_rtcu (void) | |
116 | { | |
117 | return cpu_ppc601_load_rtcu(env); | |
118 | } | |
119 | ||
120 | #if !defined(CONFIG_USER_ONLY) | |
121 | #if defined (TARGET_PPC64) | |
122 | void helper_store_asr (target_ulong val) | |
123 | { | |
124 | ppc_store_asr(env, val); | |
125 | } | |
126 | #endif | |
127 | ||
128 | void helper_store_sdr1 (target_ulong val) | |
129 | { | |
130 | ppc_store_sdr1(env, val); | |
131 | } | |
132 | ||
133 | void helper_store_tbl (target_ulong val) | |
134 | { | |
135 | cpu_ppc_store_tbl(env, val); | |
136 | } | |
137 | ||
138 | void helper_store_tbu (target_ulong val) | |
139 | { | |
140 | cpu_ppc_store_tbu(env, val); | |
141 | } | |
142 | ||
143 | void helper_store_atbl (target_ulong val) | |
144 | { | |
145 | cpu_ppc_store_atbl(env, val); | |
146 | } | |
147 | ||
148 | void helper_store_atbu (target_ulong val) | |
149 | { | |
150 | cpu_ppc_store_atbu(env, val); | |
151 | } | |
152 | ||
153 | void helper_store_601_rtcl (target_ulong val) | |
154 | { | |
155 | cpu_ppc601_store_rtcl(env, val); | |
156 | } | |
157 | ||
158 | void helper_store_601_rtcu (target_ulong val) | |
159 | { | |
160 | cpu_ppc601_store_rtcu(env, val); | |
161 | } | |
162 | ||
163 | target_ulong helper_load_decr (void) | |
164 | { | |
165 | return cpu_ppc_load_decr(env); | |
166 | } | |
167 | ||
168 | void helper_store_decr (target_ulong val) | |
169 | { | |
170 | cpu_ppc_store_decr(env, val); | |
171 | } | |
172 | ||
173 | void helper_store_hid0_601 (target_ulong val) | |
174 | { | |
175 | target_ulong hid0; | |
176 | ||
177 | hid0 = env->spr[SPR_HID0]; | |
178 | if ((val ^ hid0) & 0x00000008) { | |
179 | /* Change current endianness */ | |
180 | env->hflags &= ~(1 << MSR_LE); | |
181 | env->hflags_nmsr &= ~(1 << MSR_LE); | |
182 | env->hflags_nmsr |= (1 << MSR_LE) & (((val >> 3) & 1) << MSR_LE); | |
183 | env->hflags |= env->hflags_nmsr; | |
184 | if (loglevel != 0) { | |
185 | fprintf(logfile, "%s: set endianness to %c => " ADDRX "\n", | |
186 | __func__, val & 0x8 ? 'l' : 'b', env->hflags); | |
187 | } | |
a496775f | 188 | } |
45d827d2 | 189 | env->spr[SPR_HID0] = (uint32_t)val; |
a496775f JM |
190 | } |
191 | ||
45d827d2 AJ |
192 | void helper_store_403_pbr (uint32_t num, target_ulong value) |
193 | { | |
194 | if (likely(env->pb[num] != value)) { | |
195 | env->pb[num] = value; | |
196 | /* Should be optimized */ | |
197 | tlb_flush(env, 1); | |
198 | } | |
199 | } | |
200 | ||
201 | target_ulong helper_load_40x_pit (void) | |
202 | { | |
203 | return load_40x_pit(env); | |
204 | } | |
205 | ||
206 | void helper_store_40x_pit (target_ulong val) | |
207 | { | |
208 | store_40x_pit(env, val); | |
209 | } | |
210 | ||
211 | void helper_store_40x_dbcr0 (target_ulong val) | |
212 | { | |
213 | store_40x_dbcr0(env, val); | |
214 | } | |
215 | ||
216 | void helper_store_40x_sler (target_ulong val) | |
217 | { | |
218 | store_40x_sler(env, val); | |
219 | } | |
220 | ||
221 | void helper_store_booke_tcr (target_ulong val) | |
222 | { | |
223 | store_booke_tcr(env, val); | |
224 | } | |
225 | ||
226 | void helper_store_booke_tsr (target_ulong val) | |
227 | { | |
228 | store_booke_tsr(env, val); | |
229 | } | |
230 | ||
231 | void helper_store_ibatu (uint32_t nr, target_ulong val) | |
232 | { | |
233 | ppc_store_ibatu(env, nr, val); | |
234 | } | |
235 | ||
236 | void helper_store_ibatl (uint32_t nr, target_ulong val) | |
237 | { | |
238 | ppc_store_ibatl(env, nr, val); | |
239 | } | |
240 | ||
241 | void helper_store_dbatu (uint32_t nr, target_ulong val) | |
242 | { | |
243 | ppc_store_dbatu(env, nr, val); | |
244 | } | |
245 | ||
246 | void helper_store_dbatl (uint32_t nr, target_ulong val) | |
247 | { | |
248 | ppc_store_dbatl(env, nr, val); | |
249 | } | |
250 | ||
251 | void helper_store_601_batl (uint32_t nr, target_ulong val) | |
252 | { | |
253 | ppc_store_ibatl_601(env, nr, val); | |
254 | } | |
255 | ||
256 | void helper_store_601_batu (uint32_t nr, target_ulong val) | |
257 | { | |
258 | ppc_store_ibatu_601(env, nr, val); | |
259 | } | |
260 | #endif | |
261 | ||
ff4a62cd AJ |
262 | /*****************************************************************************/ |
263 | /* Memory load and stores */ | |
264 | ||
76db3ba4 | 265 | static always_inline target_ulong addr_add(target_ulong addr, target_long arg) |
ff4a62cd AJ |
266 | { |
267 | #if defined(TARGET_PPC64) | |
76db3ba4 AJ |
268 | if (!msr_sf) |
269 | return (uint32_t)(addr + arg); | |
ff4a62cd AJ |
270 | else |
271 | #endif | |
76db3ba4 | 272 | return addr + arg; |
ff4a62cd AJ |
273 | } |
274 | ||
275 | void helper_lmw (target_ulong addr, uint32_t reg) | |
276 | { | |
76db3ba4 | 277 | for (; reg < 32; reg++) { |
ff4a62cd | 278 | if (msr_le) |
76db3ba4 | 279 | env->gpr[reg] = bswap32(ldl(addr)); |
ff4a62cd | 280 | else |
76db3ba4 AJ |
281 | env->gpr[reg] = ldl(addr); |
282 | addr = addr_add(addr, 4); | |
ff4a62cd AJ |
283 | } |
284 | } | |
285 | ||
286 | void helper_stmw (target_ulong addr, uint32_t reg) | |
287 | { | |
76db3ba4 | 288 | for (; reg < 32; reg++) { |
ff4a62cd | 289 | if (msr_le) |
76db3ba4 | 290 | stl(addr, bswap32((uint32_t)env->gpr[reg])); |
ff4a62cd | 291 | else |
76db3ba4 AJ |
292 | stl(addr, (uint32_t)env->gpr[reg]); |
293 | addr = addr_add(addr, 4); | |
ff4a62cd AJ |
294 | } |
295 | } | |
296 | ||
dfbc799d AJ |
297 | void helper_lsw(target_ulong addr, uint32_t nb, uint32_t reg) |
298 | { | |
299 | int sh; | |
76db3ba4 AJ |
300 | for (; nb > 3; nb -= 4) { |
301 | env->gpr[reg] = ldl(addr); | |
dfbc799d | 302 | reg = (reg + 1) % 32; |
76db3ba4 | 303 | addr = addr_add(addr, 4); |
dfbc799d AJ |
304 | } |
305 | if (unlikely(nb > 0)) { | |
306 | env->gpr[reg] = 0; | |
76db3ba4 AJ |
307 | for (sh = 24; nb > 0; nb--, sh -= 8) { |
308 | env->gpr[reg] |= ldub(addr) << sh; | |
309 | addr = addr_add(addr, 1); | |
dfbc799d AJ |
310 | } |
311 | } | |
312 | } | |
313 | /* PPC32 specification says we must generate an exception if | |
314 | * rA is in the range of registers to be loaded. | |
315 | * In an other hand, IBM says this is valid, but rA won't be loaded. | |
316 | * For now, I'll follow the spec... | |
317 | */ | |
318 | void helper_lswx(target_ulong addr, uint32_t reg, uint32_t ra, uint32_t rb) | |
319 | { | |
320 | if (likely(xer_bc != 0)) { | |
321 | if (unlikely((ra != 0 && reg < ra && (reg + xer_bc) > ra) || | |
322 | (reg < rb && (reg + xer_bc) > rb))) { | |
e06fcd75 AJ |
323 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, |
324 | POWERPC_EXCP_INVAL | | |
325 | POWERPC_EXCP_INVAL_LSWX); | |
dfbc799d AJ |
326 | } else { |
327 | helper_lsw(addr, xer_bc, reg); | |
328 | } | |
329 | } | |
330 | } | |
331 | ||
332 | void helper_stsw(target_ulong addr, uint32_t nb, uint32_t reg) | |
333 | { | |
334 | int sh; | |
76db3ba4 AJ |
335 | for (; nb > 3; nb -= 4) { |
336 | stl(addr, env->gpr[reg]); | |
dfbc799d | 337 | reg = (reg + 1) % 32; |
76db3ba4 | 338 | addr = addr_add(addr, 4); |
dfbc799d AJ |
339 | } |
340 | if (unlikely(nb > 0)) { | |
a16b45e7 | 341 | for (sh = 24; nb > 0; nb--, sh -= 8) { |
76db3ba4 | 342 | stb(addr, (env->gpr[reg] >> sh) & 0xFF); |
a16b45e7 AJ |
343 | addr = addr_add(addr, 1); |
344 | } | |
dfbc799d AJ |
345 | } |
346 | } | |
347 | ||
799a8c8d AJ |
348 | static void do_dcbz(target_ulong addr, int dcache_line_size) |
349 | { | |
76db3ba4 | 350 | addr &= ~(dcache_line_size - 1); |
799a8c8d | 351 | int i; |
799a8c8d | 352 | for (i = 0 ; i < dcache_line_size ; i += 4) { |
dcc532c8 | 353 | stl(addr + i , 0); |
799a8c8d | 354 | } |
76db3ba4 | 355 | if (env->reserve == addr) |
799a8c8d AJ |
356 | env->reserve = (target_ulong)-1ULL; |
357 | } | |
358 | ||
359 | void helper_dcbz(target_ulong addr) | |
360 | { | |
361 | do_dcbz(addr, env->dcache_line_size); | |
362 | } | |
363 | ||
364 | void helper_dcbz_970(target_ulong addr) | |
365 | { | |
366 | if (((env->spr[SPR_970_HID5] >> 7) & 0x3) == 1) | |
367 | do_dcbz(addr, 32); | |
368 | else | |
369 | do_dcbz(addr, env->dcache_line_size); | |
370 | } | |
371 | ||
37d269df AJ |
372 | void helper_icbi(target_ulong addr) |
373 | { | |
374 | uint32_t tmp; | |
375 | ||
76db3ba4 | 376 | addr &= ~(env->dcache_line_size - 1); |
37d269df AJ |
377 | /* Invalidate one cache line : |
378 | * PowerPC specification says this is to be treated like a load | |
379 | * (not a fetch) by the MMU. To be sure it will be so, | |
380 | * do the load "by hand". | |
381 | */ | |
dcc532c8 | 382 | tmp = ldl(addr); |
37d269df AJ |
383 | tb_invalidate_page_range(addr, addr + env->icache_line_size); |
384 | } | |
385 | ||
bdb4b689 AJ |
386 | // XXX: to be tested |
387 | target_ulong helper_lscbx (target_ulong addr, uint32_t reg, uint32_t ra, uint32_t rb) | |
388 | { | |
389 | int i, c, d; | |
bdb4b689 AJ |
390 | d = 24; |
391 | for (i = 0; i < xer_bc; i++) { | |
76db3ba4 AJ |
392 | c = ldub(addr); |
393 | addr = addr_add(addr, 1); | |
bdb4b689 AJ |
394 | /* ra (if not 0) and rb are never modified */ |
395 | if (likely(reg != rb && (ra == 0 || reg != ra))) { | |
396 | env->gpr[reg] = (env->gpr[reg] & ~(0xFF << d)) | (c << d); | |
397 | } | |
398 | if (unlikely(c == xer_cmp)) | |
399 | break; | |
400 | if (likely(d != 0)) { | |
401 | d -= 8; | |
402 | } else { | |
403 | d = 24; | |
404 | reg++; | |
405 | reg = reg & 0x1F; | |
406 | } | |
407 | } | |
408 | return i; | |
409 | } | |
410 | ||
9a64fbe4 | 411 | /*****************************************************************************/ |
fdabc366 | 412 | /* Fixed point operations helpers */ |
d9bce9d9 | 413 | #if defined(TARGET_PPC64) |
d9bce9d9 | 414 | |
74637406 AJ |
415 | /* multiply high word */ |
416 | uint64_t helper_mulhd (uint64_t arg1, uint64_t arg2) | |
fdabc366 | 417 | { |
74637406 | 418 | uint64_t tl, th; |
fdabc366 | 419 | |
74637406 AJ |
420 | muls64(&tl, &th, arg1, arg2); |
421 | return th; | |
d9bce9d9 | 422 | } |
d9bce9d9 | 423 | |
74637406 AJ |
424 | /* multiply high word unsigned */ |
425 | uint64_t helper_mulhdu (uint64_t arg1, uint64_t arg2) | |
fdabc366 | 426 | { |
74637406 | 427 | uint64_t tl, th; |
fdabc366 | 428 | |
74637406 AJ |
429 | mulu64(&tl, &th, arg1, arg2); |
430 | return th; | |
fdabc366 FB |
431 | } |
432 | ||
74637406 | 433 | uint64_t helper_mulldo (uint64_t arg1, uint64_t arg2) |
fdabc366 | 434 | { |
d9bce9d9 JM |
435 | int64_t th; |
436 | uint64_t tl; | |
437 | ||
74637406 | 438 | muls64(&tl, (uint64_t *)&th, arg1, arg2); |
88ad920b | 439 | /* If th != 0 && th != -1, then we had an overflow */ |
6f2d8978 | 440 | if (likely((uint64_t)(th + 1) <= 1)) { |
3d7b417e | 441 | env->xer &= ~(1 << XER_OV); |
fdabc366 | 442 | } else { |
3d7b417e | 443 | env->xer |= (1 << XER_OV) | (1 << XER_SO); |
fdabc366 | 444 | } |
74637406 | 445 | return (int64_t)tl; |
d9bce9d9 JM |
446 | } |
447 | #endif | |
448 | ||
26d67362 | 449 | target_ulong helper_cntlzw (target_ulong t) |
603fccce | 450 | { |
26d67362 | 451 | return clz32(t); |
603fccce JM |
452 | } |
453 | ||
454 | #if defined(TARGET_PPC64) | |
26d67362 | 455 | target_ulong helper_cntlzd (target_ulong t) |
603fccce | 456 | { |
26d67362 | 457 | return clz64(t); |
603fccce JM |
458 | } |
459 | #endif | |
460 | ||
9a64fbe4 | 461 | /* shift right arithmetic helper */ |
26d67362 | 462 | target_ulong helper_sraw (target_ulong value, target_ulong shift) |
9a64fbe4 FB |
463 | { |
464 | int32_t ret; | |
465 | ||
26d67362 AJ |
466 | if (likely(!(shift & 0x20))) { |
467 | if (likely((uint32_t)shift != 0)) { | |
468 | shift &= 0x1f; | |
469 | ret = (int32_t)value >> shift; | |
470 | if (likely(ret >= 0 || (value & ((1 << shift) - 1)) == 0)) { | |
3d7b417e | 471 | env->xer &= ~(1 << XER_CA); |
fdabc366 | 472 | } else { |
3d7b417e | 473 | env->xer |= (1 << XER_CA); |
fdabc366 FB |
474 | } |
475 | } else { | |
26d67362 | 476 | ret = (int32_t)value; |
3d7b417e | 477 | env->xer &= ~(1 << XER_CA); |
fdabc366 FB |
478 | } |
479 | } else { | |
26d67362 AJ |
480 | ret = (int32_t)value >> 31; |
481 | if (ret) { | |
3d7b417e | 482 | env->xer |= (1 << XER_CA); |
26d67362 AJ |
483 | } else { |
484 | env->xer &= ~(1 << XER_CA); | |
76a66253 | 485 | } |
fdabc366 | 486 | } |
26d67362 | 487 | return (target_long)ret; |
9a64fbe4 FB |
488 | } |
489 | ||
d9bce9d9 | 490 | #if defined(TARGET_PPC64) |
26d67362 | 491 | target_ulong helper_srad (target_ulong value, target_ulong shift) |
d9bce9d9 JM |
492 | { |
493 | int64_t ret; | |
494 | ||
26d67362 AJ |
495 | if (likely(!(shift & 0x40))) { |
496 | if (likely((uint64_t)shift != 0)) { | |
497 | shift &= 0x3f; | |
498 | ret = (int64_t)value >> shift; | |
499 | if (likely(ret >= 0 || (value & ((1 << shift) - 1)) == 0)) { | |
3d7b417e | 500 | env->xer &= ~(1 << XER_CA); |
d9bce9d9 | 501 | } else { |
3d7b417e | 502 | env->xer |= (1 << XER_CA); |
d9bce9d9 JM |
503 | } |
504 | } else { | |
26d67362 | 505 | ret = (int64_t)value; |
3d7b417e | 506 | env->xer &= ~(1 << XER_CA); |
d9bce9d9 JM |
507 | } |
508 | } else { | |
26d67362 AJ |
509 | ret = (int64_t)value >> 63; |
510 | if (ret) { | |
3d7b417e | 511 | env->xer |= (1 << XER_CA); |
26d67362 AJ |
512 | } else { |
513 | env->xer &= ~(1 << XER_CA); | |
d9bce9d9 JM |
514 | } |
515 | } | |
26d67362 | 516 | return ret; |
d9bce9d9 JM |
517 | } |
518 | #endif | |
519 | ||
26d67362 | 520 | target_ulong helper_popcntb (target_ulong val) |
d9bce9d9 | 521 | { |
6176a26d AJ |
522 | val = (val & 0x55555555) + ((val >> 1) & 0x55555555); |
523 | val = (val & 0x33333333) + ((val >> 2) & 0x33333333); | |
524 | val = (val & 0x0f0f0f0f) + ((val >> 4) & 0x0f0f0f0f); | |
525 | return val; | |
d9bce9d9 JM |
526 | } |
527 | ||
528 | #if defined(TARGET_PPC64) | |
26d67362 | 529 | target_ulong helper_popcntb_64 (target_ulong val) |
d9bce9d9 | 530 | { |
6176a26d AJ |
531 | val = (val & 0x5555555555555555ULL) + ((val >> 1) & 0x5555555555555555ULL); |
532 | val = (val & 0x3333333333333333ULL) + ((val >> 2) & 0x3333333333333333ULL); | |
533 | val = (val & 0x0f0f0f0f0f0f0f0fULL) + ((val >> 4) & 0x0f0f0f0f0f0f0f0fULL); | |
534 | return val; | |
d9bce9d9 JM |
535 | } |
536 | #endif | |
537 | ||
fdabc366 | 538 | /*****************************************************************************/ |
9a64fbe4 | 539 | /* Floating point operations helpers */ |
a0d7d5a7 AJ |
540 | uint64_t helper_float32_to_float64(uint32_t arg) |
541 | { | |
542 | CPU_FloatU f; | |
543 | CPU_DoubleU d; | |
544 | f.l = arg; | |
545 | d.d = float32_to_float64(f.f, &env->fp_status); | |
546 | return d.ll; | |
547 | } | |
548 | ||
549 | uint32_t helper_float64_to_float32(uint64_t arg) | |
550 | { | |
551 | CPU_FloatU f; | |
552 | CPU_DoubleU d; | |
553 | d.ll = arg; | |
554 | f.f = float64_to_float32(d.d, &env->fp_status); | |
555 | return f.l; | |
556 | } | |
557 | ||
0ca9d380 | 558 | static always_inline int isden (float64 d) |
7c58044c | 559 | { |
0ca9d380 | 560 | CPU_DoubleU u; |
7c58044c | 561 | |
0ca9d380 | 562 | u.d = d; |
7c58044c | 563 | |
0ca9d380 | 564 | return ((u.ll >> 52) & 0x7FF) == 0; |
7c58044c JM |
565 | } |
566 | ||
af12906f | 567 | uint32_t helper_compute_fprf (uint64_t arg, uint32_t set_fprf) |
7c58044c | 568 | { |
af12906f | 569 | CPU_DoubleU farg; |
7c58044c | 570 | int isneg; |
af12906f AJ |
571 | int ret; |
572 | farg.ll = arg; | |
f23c346e | 573 | isneg = float64_is_neg(farg.d); |
af12906f AJ |
574 | if (unlikely(float64_is_nan(farg.d))) { |
575 | if (float64_is_signaling_nan(farg.d)) { | |
7c58044c | 576 | /* Signaling NaN: flags are undefined */ |
af12906f | 577 | ret = 0x00; |
7c58044c JM |
578 | } else { |
579 | /* Quiet NaN */ | |
af12906f | 580 | ret = 0x11; |
7c58044c | 581 | } |
f23c346e | 582 | } else if (unlikely(float64_is_infinity(farg.d))) { |
7c58044c JM |
583 | /* +/- infinity */ |
584 | if (isneg) | |
af12906f | 585 | ret = 0x09; |
7c58044c | 586 | else |
af12906f | 587 | ret = 0x05; |
7c58044c | 588 | } else { |
f23c346e | 589 | if (float64_is_zero(farg.d)) { |
7c58044c JM |
590 | /* +/- zero */ |
591 | if (isneg) | |
af12906f | 592 | ret = 0x12; |
7c58044c | 593 | else |
af12906f | 594 | ret = 0x02; |
7c58044c | 595 | } else { |
af12906f | 596 | if (isden(farg.d)) { |
7c58044c | 597 | /* Denormalized numbers */ |
af12906f | 598 | ret = 0x10; |
7c58044c JM |
599 | } else { |
600 | /* Normalized numbers */ | |
af12906f | 601 | ret = 0x00; |
7c58044c JM |
602 | } |
603 | if (isneg) { | |
af12906f | 604 | ret |= 0x08; |
7c58044c | 605 | } else { |
af12906f | 606 | ret |= 0x04; |
7c58044c JM |
607 | } |
608 | } | |
609 | } | |
610 | if (set_fprf) { | |
611 | /* We update FPSCR_FPRF */ | |
612 | env->fpscr &= ~(0x1F << FPSCR_FPRF); | |
af12906f | 613 | env->fpscr |= ret << FPSCR_FPRF; |
7c58044c JM |
614 | } |
615 | /* We just need fpcc to update Rc1 */ | |
af12906f | 616 | return ret & 0xF; |
7c58044c JM |
617 | } |
618 | ||
619 | /* Floating-point invalid operations exception */ | |
af12906f | 620 | static always_inline uint64_t fload_invalid_op_excp (int op) |
7c58044c | 621 | { |
af12906f | 622 | uint64_t ret = 0; |
7c58044c JM |
623 | int ve; |
624 | ||
625 | ve = fpscr_ve; | |
e0147e41 AJ |
626 | switch (op) { |
627 | case POWERPC_EXCP_FP_VXSNAN: | |
7c58044c | 628 | env->fpscr |= 1 << FPSCR_VXSNAN; |
e0147e41 AJ |
629 | break; |
630 | case POWERPC_EXCP_FP_VXSOFT: | |
7c58044c | 631 | env->fpscr |= 1 << FPSCR_VXSOFT; |
e0147e41 | 632 | break; |
7c58044c JM |
633 | case POWERPC_EXCP_FP_VXISI: |
634 | /* Magnitude subtraction of infinities */ | |
635 | env->fpscr |= 1 << FPSCR_VXISI; | |
636 | goto update_arith; | |
637 | case POWERPC_EXCP_FP_VXIDI: | |
638 | /* Division of infinity by infinity */ | |
639 | env->fpscr |= 1 << FPSCR_VXIDI; | |
640 | goto update_arith; | |
641 | case POWERPC_EXCP_FP_VXZDZ: | |
642 | /* Division of zero by zero */ | |
643 | env->fpscr |= 1 << FPSCR_VXZDZ; | |
644 | goto update_arith; | |
645 | case POWERPC_EXCP_FP_VXIMZ: | |
646 | /* Multiplication of zero by infinity */ | |
647 | env->fpscr |= 1 << FPSCR_VXIMZ; | |
648 | goto update_arith; | |
649 | case POWERPC_EXCP_FP_VXVC: | |
650 | /* Ordered comparison of NaN */ | |
651 | env->fpscr |= 1 << FPSCR_VXVC; | |
652 | env->fpscr &= ~(0xF << FPSCR_FPCC); | |
653 | env->fpscr |= 0x11 << FPSCR_FPCC; | |
654 | /* We must update the target FPR before raising the exception */ | |
655 | if (ve != 0) { | |
656 | env->exception_index = POWERPC_EXCP_PROGRAM; | |
657 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_VXVC; | |
658 | /* Update the floating-point enabled exception summary */ | |
659 | env->fpscr |= 1 << FPSCR_FEX; | |
660 | /* Exception is differed */ | |
661 | ve = 0; | |
662 | } | |
663 | break; | |
664 | case POWERPC_EXCP_FP_VXSQRT: | |
665 | /* Square root of a negative number */ | |
666 | env->fpscr |= 1 << FPSCR_VXSQRT; | |
667 | update_arith: | |
668 | env->fpscr &= ~((1 << FPSCR_FR) | (1 << FPSCR_FI)); | |
669 | if (ve == 0) { | |
670 | /* Set the result to quiet NaN */ | |
e0147e41 | 671 | ret = 0xFFF8000000000000ULL; |
7c58044c JM |
672 | env->fpscr &= ~(0xF << FPSCR_FPCC); |
673 | env->fpscr |= 0x11 << FPSCR_FPCC; | |
674 | } | |
675 | break; | |
676 | case POWERPC_EXCP_FP_VXCVI: | |
677 | /* Invalid conversion */ | |
678 | env->fpscr |= 1 << FPSCR_VXCVI; | |
679 | env->fpscr &= ~((1 << FPSCR_FR) | (1 << FPSCR_FI)); | |
680 | if (ve == 0) { | |
681 | /* Set the result to quiet NaN */ | |
e0147e41 | 682 | ret = 0xFFF8000000000000ULL; |
7c58044c JM |
683 | env->fpscr &= ~(0xF << FPSCR_FPCC); |
684 | env->fpscr |= 0x11 << FPSCR_FPCC; | |
685 | } | |
686 | break; | |
687 | } | |
688 | /* Update the floating-point invalid operation summary */ | |
689 | env->fpscr |= 1 << FPSCR_VX; | |
690 | /* Update the floating-point exception summary */ | |
691 | env->fpscr |= 1 << FPSCR_FX; | |
692 | if (ve != 0) { | |
693 | /* Update the floating-point enabled exception summary */ | |
694 | env->fpscr |= 1 << FPSCR_FEX; | |
695 | if (msr_fe0 != 0 || msr_fe1 != 0) | |
e06fcd75 | 696 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, POWERPC_EXCP_FP | op); |
7c58044c | 697 | } |
af12906f | 698 | return ret; |
7c58044c JM |
699 | } |
700 | ||
e33e94f9 | 701 | static always_inline void float_zero_divide_excp (void) |
7c58044c | 702 | { |
7c58044c JM |
703 | env->fpscr |= 1 << FPSCR_ZX; |
704 | env->fpscr &= ~((1 << FPSCR_FR) | (1 << FPSCR_FI)); | |
705 | /* Update the floating-point exception summary */ | |
706 | env->fpscr |= 1 << FPSCR_FX; | |
707 | if (fpscr_ze != 0) { | |
708 | /* Update the floating-point enabled exception summary */ | |
709 | env->fpscr |= 1 << FPSCR_FEX; | |
710 | if (msr_fe0 != 0 || msr_fe1 != 0) { | |
e06fcd75 AJ |
711 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, |
712 | POWERPC_EXCP_FP | POWERPC_EXCP_FP_ZX); | |
7c58044c | 713 | } |
7c58044c JM |
714 | } |
715 | } | |
716 | ||
717 | static always_inline void float_overflow_excp (void) | |
718 | { | |
719 | env->fpscr |= 1 << FPSCR_OX; | |
720 | /* Update the floating-point exception summary */ | |
721 | env->fpscr |= 1 << FPSCR_FX; | |
722 | if (fpscr_oe != 0) { | |
723 | /* XXX: should adjust the result */ | |
724 | /* Update the floating-point enabled exception summary */ | |
725 | env->fpscr |= 1 << FPSCR_FEX; | |
726 | /* We must update the target FPR before raising the exception */ | |
727 | env->exception_index = POWERPC_EXCP_PROGRAM; | |
728 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_OX; | |
729 | } else { | |
730 | env->fpscr |= 1 << FPSCR_XX; | |
731 | env->fpscr |= 1 << FPSCR_FI; | |
732 | } | |
733 | } | |
734 | ||
735 | static always_inline void float_underflow_excp (void) | |
736 | { | |
737 | env->fpscr |= 1 << FPSCR_UX; | |
738 | /* Update the floating-point exception summary */ | |
739 | env->fpscr |= 1 << FPSCR_FX; | |
740 | if (fpscr_ue != 0) { | |
741 | /* XXX: should adjust the result */ | |
742 | /* Update the floating-point enabled exception summary */ | |
743 | env->fpscr |= 1 << FPSCR_FEX; | |
744 | /* We must update the target FPR before raising the exception */ | |
745 | env->exception_index = POWERPC_EXCP_PROGRAM; | |
746 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_UX; | |
747 | } | |
748 | } | |
749 | ||
750 | static always_inline void float_inexact_excp (void) | |
751 | { | |
752 | env->fpscr |= 1 << FPSCR_XX; | |
753 | /* Update the floating-point exception summary */ | |
754 | env->fpscr |= 1 << FPSCR_FX; | |
755 | if (fpscr_xe != 0) { | |
756 | /* Update the floating-point enabled exception summary */ | |
757 | env->fpscr |= 1 << FPSCR_FEX; | |
758 | /* We must update the target FPR before raising the exception */ | |
759 | env->exception_index = POWERPC_EXCP_PROGRAM; | |
760 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_XX; | |
761 | } | |
762 | } | |
763 | ||
764 | static always_inline void fpscr_set_rounding_mode (void) | |
765 | { | |
766 | int rnd_type; | |
767 | ||
768 | /* Set rounding mode */ | |
769 | switch (fpscr_rn) { | |
770 | case 0: | |
771 | /* Best approximation (round to nearest) */ | |
772 | rnd_type = float_round_nearest_even; | |
773 | break; | |
774 | case 1: | |
775 | /* Smaller magnitude (round toward zero) */ | |
776 | rnd_type = float_round_to_zero; | |
777 | break; | |
778 | case 2: | |
779 | /* Round toward +infinite */ | |
780 | rnd_type = float_round_up; | |
781 | break; | |
782 | default: | |
783 | case 3: | |
784 | /* Round toward -infinite */ | |
785 | rnd_type = float_round_down; | |
786 | break; | |
787 | } | |
788 | set_float_rounding_mode(rnd_type, &env->fp_status); | |
789 | } | |
790 | ||
6e35d524 AJ |
791 | void helper_fpscr_clrbit (uint32_t bit) |
792 | { | |
793 | int prev; | |
794 | ||
795 | prev = (env->fpscr >> bit) & 1; | |
796 | env->fpscr &= ~(1 << bit); | |
797 | if (prev == 1) { | |
798 | switch (bit) { | |
799 | case FPSCR_RN1: | |
800 | case FPSCR_RN: | |
801 | fpscr_set_rounding_mode(); | |
802 | break; | |
803 | default: | |
804 | break; | |
805 | } | |
806 | } | |
807 | } | |
808 | ||
af12906f | 809 | void helper_fpscr_setbit (uint32_t bit) |
7c58044c JM |
810 | { |
811 | int prev; | |
812 | ||
813 | prev = (env->fpscr >> bit) & 1; | |
814 | env->fpscr |= 1 << bit; | |
815 | if (prev == 0) { | |
816 | switch (bit) { | |
817 | case FPSCR_VX: | |
818 | env->fpscr |= 1 << FPSCR_FX; | |
819 | if (fpscr_ve) | |
820 | goto raise_ve; | |
821 | case FPSCR_OX: | |
822 | env->fpscr |= 1 << FPSCR_FX; | |
823 | if (fpscr_oe) | |
824 | goto raise_oe; | |
825 | break; | |
826 | case FPSCR_UX: | |
827 | env->fpscr |= 1 << FPSCR_FX; | |
828 | if (fpscr_ue) | |
829 | goto raise_ue; | |
830 | break; | |
831 | case FPSCR_ZX: | |
832 | env->fpscr |= 1 << FPSCR_FX; | |
833 | if (fpscr_ze) | |
834 | goto raise_ze; | |
835 | break; | |
836 | case FPSCR_XX: | |
837 | env->fpscr |= 1 << FPSCR_FX; | |
838 | if (fpscr_xe) | |
839 | goto raise_xe; | |
840 | break; | |
841 | case FPSCR_VXSNAN: | |
842 | case FPSCR_VXISI: | |
843 | case FPSCR_VXIDI: | |
844 | case FPSCR_VXZDZ: | |
845 | case FPSCR_VXIMZ: | |
846 | case FPSCR_VXVC: | |
847 | case FPSCR_VXSOFT: | |
848 | case FPSCR_VXSQRT: | |
849 | case FPSCR_VXCVI: | |
850 | env->fpscr |= 1 << FPSCR_VX; | |
851 | env->fpscr |= 1 << FPSCR_FX; | |
852 | if (fpscr_ve != 0) | |
853 | goto raise_ve; | |
854 | break; | |
855 | case FPSCR_VE: | |
856 | if (fpscr_vx != 0) { | |
857 | raise_ve: | |
858 | env->error_code = POWERPC_EXCP_FP; | |
859 | if (fpscr_vxsnan) | |
860 | env->error_code |= POWERPC_EXCP_FP_VXSNAN; | |
861 | if (fpscr_vxisi) | |
862 | env->error_code |= POWERPC_EXCP_FP_VXISI; | |
863 | if (fpscr_vxidi) | |
864 | env->error_code |= POWERPC_EXCP_FP_VXIDI; | |
865 | if (fpscr_vxzdz) | |
866 | env->error_code |= POWERPC_EXCP_FP_VXZDZ; | |
867 | if (fpscr_vximz) | |
868 | env->error_code |= POWERPC_EXCP_FP_VXIMZ; | |
869 | if (fpscr_vxvc) | |
870 | env->error_code |= POWERPC_EXCP_FP_VXVC; | |
871 | if (fpscr_vxsoft) | |
872 | env->error_code |= POWERPC_EXCP_FP_VXSOFT; | |
873 | if (fpscr_vxsqrt) | |
874 | env->error_code |= POWERPC_EXCP_FP_VXSQRT; | |
875 | if (fpscr_vxcvi) | |
876 | env->error_code |= POWERPC_EXCP_FP_VXCVI; | |
877 | goto raise_excp; | |
878 | } | |
879 | break; | |
880 | case FPSCR_OE: | |
881 | if (fpscr_ox != 0) { | |
882 | raise_oe: | |
883 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_OX; | |
884 | goto raise_excp; | |
885 | } | |
886 | break; | |
887 | case FPSCR_UE: | |
888 | if (fpscr_ux != 0) { | |
889 | raise_ue: | |
890 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_UX; | |
891 | goto raise_excp; | |
892 | } | |
893 | break; | |
894 | case FPSCR_ZE: | |
895 | if (fpscr_zx != 0) { | |
896 | raise_ze: | |
897 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_ZX; | |
898 | goto raise_excp; | |
899 | } | |
900 | break; | |
901 | case FPSCR_XE: | |
902 | if (fpscr_xx != 0) { | |
903 | raise_xe: | |
904 | env->error_code = POWERPC_EXCP_FP | POWERPC_EXCP_FP_XX; | |
905 | goto raise_excp; | |
906 | } | |
907 | break; | |
908 | case FPSCR_RN1: | |
909 | case FPSCR_RN: | |
910 | fpscr_set_rounding_mode(); | |
911 | break; | |
912 | default: | |
913 | break; | |
914 | raise_excp: | |
915 | /* Update the floating-point enabled exception summary */ | |
916 | env->fpscr |= 1 << FPSCR_FEX; | |
917 | /* We have to update Rc1 before raising the exception */ | |
918 | env->exception_index = POWERPC_EXCP_PROGRAM; | |
919 | break; | |
920 | } | |
921 | } | |
922 | } | |
923 | ||
af12906f | 924 | void helper_store_fpscr (uint64_t arg, uint32_t mask) |
7c58044c JM |
925 | { |
926 | /* | |
927 | * We use only the 32 LSB of the incoming fpr | |
928 | */ | |
7c58044c JM |
929 | uint32_t prev, new; |
930 | int i; | |
931 | ||
7c58044c | 932 | prev = env->fpscr; |
af12906f | 933 | new = (uint32_t)arg; |
27ee5df0 AJ |
934 | new &= ~0x60000000; |
935 | new |= prev & 0x60000000; | |
936 | for (i = 0; i < 8; i++) { | |
7c58044c JM |
937 | if (mask & (1 << i)) { |
938 | env->fpscr &= ~(0xF << (4 * i)); | |
939 | env->fpscr |= new & (0xF << (4 * i)); | |
940 | } | |
941 | } | |
942 | /* Update VX and FEX */ | |
943 | if (fpscr_ix != 0) | |
944 | env->fpscr |= 1 << FPSCR_VX; | |
5567025f AJ |
945 | else |
946 | env->fpscr &= ~(1 << FPSCR_VX); | |
7c58044c JM |
947 | if ((fpscr_ex & fpscr_eex) != 0) { |
948 | env->fpscr |= 1 << FPSCR_FEX; | |
949 | env->exception_index = POWERPC_EXCP_PROGRAM; | |
950 | /* XXX: we should compute it properly */ | |
951 | env->error_code = POWERPC_EXCP_FP; | |
952 | } | |
5567025f AJ |
953 | else |
954 | env->fpscr &= ~(1 << FPSCR_FEX); | |
7c58044c JM |
955 | fpscr_set_rounding_mode(); |
956 | } | |
7c58044c | 957 | |
af12906f | 958 | void helper_float_check_status (void) |
7c58044c | 959 | { |
af12906f | 960 | #ifdef CONFIG_SOFTFLOAT |
7c58044c JM |
961 | if (env->exception_index == POWERPC_EXCP_PROGRAM && |
962 | (env->error_code & POWERPC_EXCP_FP)) { | |
963 | /* Differred floating-point exception after target FPR update */ | |
964 | if (msr_fe0 != 0 || msr_fe1 != 0) | |
e06fcd75 | 965 | helper_raise_exception_err(env->exception_index, env->error_code); |
be94c952 AJ |
966 | } else { |
967 | int status = get_float_exception_flags(&env->fp_status); | |
e33e94f9 AJ |
968 | if (status & float_flag_divbyzero) { |
969 | float_zero_divide_excp(); | |
970 | } else if (status & float_flag_overflow) { | |
be94c952 AJ |
971 | float_overflow_excp(); |
972 | } else if (status & float_flag_underflow) { | |
973 | float_underflow_excp(); | |
974 | } else if (status & float_flag_inexact) { | |
975 | float_inexact_excp(); | |
976 | } | |
7c58044c | 977 | } |
af12906f AJ |
978 | #else |
979 | if (env->exception_index == POWERPC_EXCP_PROGRAM && | |
980 | (env->error_code & POWERPC_EXCP_FP)) { | |
981 | /* Differred floating-point exception after target FPR update */ | |
982 | if (msr_fe0 != 0 || msr_fe1 != 0) | |
e06fcd75 | 983 | helper_raise_exception_err(env->exception_index, env->error_code); |
af12906f | 984 | } |
af12906f AJ |
985 | #endif |
986 | } | |
987 | ||
988 | #ifdef CONFIG_SOFTFLOAT | |
989 | void helper_reset_fpstatus (void) | |
990 | { | |
be94c952 | 991 | set_float_exception_flags(0, &env->fp_status); |
7c58044c JM |
992 | } |
993 | #endif | |
994 | ||
af12906f AJ |
995 | /* fadd - fadd. */ |
996 | uint64_t helper_fadd (uint64_t arg1, uint64_t arg2) | |
7c58044c | 997 | { |
af12906f AJ |
998 | CPU_DoubleU farg1, farg2; |
999 | ||
1000 | farg1.ll = arg1; | |
1001 | farg2.ll = arg2; | |
1002 | #if USE_PRECISE_EMULATION | |
1003 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1004 | float64_is_signaling_nan(farg2.d))) { | |
7c58044c | 1005 | /* sNaN addition */ |
af12906f | 1006 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
17218d1f AJ |
1007 | } else if (unlikely(float64_is_infinity(farg1.d) && float64_is_infinity(farg2.d) && |
1008 | float64_is_neg(farg1.d) != float64_is_neg(farg2.d))) { | |
7c58044c | 1009 | /* Magnitude subtraction of infinities */ |
cf1cf21e | 1010 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXISI); |
17218d1f AJ |
1011 | } else { |
1012 | farg1.d = float64_add(farg1.d, farg2.d, &env->fp_status); | |
7c58044c | 1013 | } |
af12906f AJ |
1014 | #else |
1015 | farg1.d = float64_add(farg1.d, farg2.d, &env->fp_status); | |
1016 | #endif | |
1017 | return farg1.ll; | |
7c58044c JM |
1018 | } |
1019 | ||
af12906f AJ |
1020 | /* fsub - fsub. */ |
1021 | uint64_t helper_fsub (uint64_t arg1, uint64_t arg2) | |
1022 | { | |
1023 | CPU_DoubleU farg1, farg2; | |
1024 | ||
1025 | farg1.ll = arg1; | |
1026 | farg2.ll = arg2; | |
1027 | #if USE_PRECISE_EMULATION | |
7c58044c | 1028 | { |
af12906f AJ |
1029 | if (unlikely(float64_is_signaling_nan(farg1.d) || |
1030 | float64_is_signaling_nan(farg2.d))) { | |
7c58044c | 1031 | /* sNaN subtraction */ |
af12906f | 1032 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
17218d1f AJ |
1033 | } else if (unlikely(float64_is_infinity(farg1.d) && float64_is_infinity(farg2.d) && |
1034 | float64_is_neg(farg1.d) == float64_is_neg(farg2.d))) { | |
7c58044c | 1035 | /* Magnitude subtraction of infinities */ |
af12906f | 1036 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXISI); |
17218d1f AJ |
1037 | } else { |
1038 | farg1.d = float64_sub(farg1.d, farg2.d, &env->fp_status); | |
7c58044c JM |
1039 | } |
1040 | } | |
af12906f AJ |
1041 | #else |
1042 | farg1.d = float64_sub(farg1.d, farg2.d, &env->fp_status); | |
1043 | #endif | |
1044 | return farg1.ll; | |
1045 | } | |
7c58044c | 1046 | |
af12906f AJ |
1047 | /* fmul - fmul. */ |
1048 | uint64_t helper_fmul (uint64_t arg1, uint64_t arg2) | |
7c58044c | 1049 | { |
af12906f AJ |
1050 | CPU_DoubleU farg1, farg2; |
1051 | ||
1052 | farg1.ll = arg1; | |
1053 | farg2.ll = arg2; | |
1054 | #if USE_PRECISE_EMULATION | |
1055 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1056 | float64_is_signaling_nan(farg2.d))) { | |
7c58044c | 1057 | /* sNaN multiplication */ |
af12906f | 1058 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
f23c346e AJ |
1059 | } else if (unlikely((float64_is_infinity(farg1.d) && float64_is_zero(farg2.d)) || |
1060 | (float64_is_zero(farg1.d) && float64_is_infinity(farg2.d)))) { | |
7c58044c | 1061 | /* Multiplication of zero by infinity */ |
af12906f | 1062 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXIMZ); |
7c58044c | 1063 | } else { |
af12906f | 1064 | farg1.d = float64_mul(farg1.d, farg2.d, &env->fp_status); |
7c58044c | 1065 | } |
af12906f AJ |
1066 | #else |
1067 | farg1.d = float64_mul(farg1.d, farg2.d, &env->fp_status); | |
1068 | #endif | |
1069 | return farg1.ll; | |
1070 | } | |
7c58044c | 1071 | |
af12906f AJ |
1072 | /* fdiv - fdiv. */ |
1073 | uint64_t helper_fdiv (uint64_t arg1, uint64_t arg2) | |
7c58044c | 1074 | { |
af12906f AJ |
1075 | CPU_DoubleU farg1, farg2; |
1076 | ||
1077 | farg1.ll = arg1; | |
1078 | farg2.ll = arg2; | |
1079 | #if USE_PRECISE_EMULATION | |
1080 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1081 | float64_is_signaling_nan(farg2.d))) { | |
7c58044c | 1082 | /* sNaN division */ |
af12906f | 1083 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
f23c346e | 1084 | } else if (unlikely(float64_is_infinity(farg1.d) && float64_is_infinity(farg2.d))) { |
7c58044c | 1085 | /* Division of infinity by infinity */ |
af12906f | 1086 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXIDI); |
e33e94f9 AJ |
1087 | } else if (unlikely(float64_is_zero(farg1.d) && float64_is_zero(farg2.d))) { |
1088 | /* Division of zero by zero */ | |
1089 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXZDZ); | |
7c58044c | 1090 | } else { |
af12906f | 1091 | farg1.d = float64_div(farg1.d, farg2.d, &env->fp_status); |
7c58044c | 1092 | } |
af12906f AJ |
1093 | #else |
1094 | farg1.d = float64_div(farg1.d, farg2.d, &env->fp_status); | |
1095 | #endif | |
1096 | return farg1.ll; | |
7c58044c | 1097 | } |
7c58044c | 1098 | |
af12906f AJ |
1099 | /* fabs */ |
1100 | uint64_t helper_fabs (uint64_t arg) | |
9a64fbe4 | 1101 | { |
af12906f | 1102 | CPU_DoubleU farg; |
9a64fbe4 | 1103 | |
af12906f AJ |
1104 | farg.ll = arg; |
1105 | farg.d = float64_abs(farg.d); | |
1106 | return farg.ll; | |
1107 | } | |
1108 | ||
1109 | /* fnabs */ | |
1110 | uint64_t helper_fnabs (uint64_t arg) | |
1111 | { | |
1112 | CPU_DoubleU farg; | |
1113 | ||
1114 | farg.ll = arg; | |
1115 | farg.d = float64_abs(farg.d); | |
1116 | farg.d = float64_chs(farg.d); | |
1117 | return farg.ll; | |
1118 | } | |
1119 | ||
1120 | /* fneg */ | |
1121 | uint64_t helper_fneg (uint64_t arg) | |
1122 | { | |
1123 | CPU_DoubleU farg; | |
1124 | ||
1125 | farg.ll = arg; | |
1126 | farg.d = float64_chs(farg.d); | |
1127 | return farg.ll; | |
1128 | } | |
1129 | ||
1130 | /* fctiw - fctiw. */ | |
1131 | uint64_t helper_fctiw (uint64_t arg) | |
1132 | { | |
1133 | CPU_DoubleU farg; | |
1134 | farg.ll = arg; | |
1135 | ||
1136 | if (unlikely(float64_is_signaling_nan(farg.d))) { | |
7c58044c | 1137 | /* sNaN conversion */ |
af12906f | 1138 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN | POWERPC_EXCP_FP_VXCVI); |
f23c346e | 1139 | } else if (unlikely(float64_is_nan(farg.d) || float64_is_infinity(farg.d))) { |
7c58044c | 1140 | /* qNan / infinity conversion */ |
af12906f | 1141 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXCVI); |
7c58044c | 1142 | } else { |
af12906f | 1143 | farg.ll = float64_to_int32(farg.d, &env->fp_status); |
1cdb9c3d | 1144 | #if USE_PRECISE_EMULATION |
7c58044c JM |
1145 | /* XXX: higher bits are not supposed to be significant. |
1146 | * to make tests easier, return the same as a real PowerPC 750 | |
1147 | */ | |
af12906f | 1148 | farg.ll |= 0xFFF80000ULL << 32; |
e864cabd | 1149 | #endif |
7c58044c | 1150 | } |
af12906f | 1151 | return farg.ll; |
9a64fbe4 FB |
1152 | } |
1153 | ||
af12906f AJ |
1154 | /* fctiwz - fctiwz. */ |
1155 | uint64_t helper_fctiwz (uint64_t arg) | |
9a64fbe4 | 1156 | { |
af12906f AJ |
1157 | CPU_DoubleU farg; |
1158 | farg.ll = arg; | |
4ecc3190 | 1159 | |
af12906f | 1160 | if (unlikely(float64_is_signaling_nan(farg.d))) { |
7c58044c | 1161 | /* sNaN conversion */ |
af12906f | 1162 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN | POWERPC_EXCP_FP_VXCVI); |
f23c346e | 1163 | } else if (unlikely(float64_is_nan(farg.d) || float64_is_infinity(farg.d))) { |
7c58044c | 1164 | /* qNan / infinity conversion */ |
af12906f | 1165 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXCVI); |
7c58044c | 1166 | } else { |
af12906f | 1167 | farg.ll = float64_to_int32_round_to_zero(farg.d, &env->fp_status); |
1cdb9c3d | 1168 | #if USE_PRECISE_EMULATION |
7c58044c JM |
1169 | /* XXX: higher bits are not supposed to be significant. |
1170 | * to make tests easier, return the same as a real PowerPC 750 | |
1171 | */ | |
af12906f | 1172 | farg.ll |= 0xFFF80000ULL << 32; |
e864cabd | 1173 | #endif |
7c58044c | 1174 | } |
af12906f | 1175 | return farg.ll; |
9a64fbe4 FB |
1176 | } |
1177 | ||
426613db | 1178 | #if defined(TARGET_PPC64) |
af12906f AJ |
1179 | /* fcfid - fcfid. */ |
1180 | uint64_t helper_fcfid (uint64_t arg) | |
426613db | 1181 | { |
af12906f AJ |
1182 | CPU_DoubleU farg; |
1183 | farg.d = int64_to_float64(arg, &env->fp_status); | |
1184 | return farg.ll; | |
426613db JM |
1185 | } |
1186 | ||
af12906f AJ |
1187 | /* fctid - fctid. */ |
1188 | uint64_t helper_fctid (uint64_t arg) | |
426613db | 1189 | { |
af12906f AJ |
1190 | CPU_DoubleU farg; |
1191 | farg.ll = arg; | |
426613db | 1192 | |
af12906f | 1193 | if (unlikely(float64_is_signaling_nan(farg.d))) { |
7c58044c | 1194 | /* sNaN conversion */ |
af12906f | 1195 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN | POWERPC_EXCP_FP_VXCVI); |
f23c346e | 1196 | } else if (unlikely(float64_is_nan(farg.d) || float64_is_infinity(farg.d))) { |
7c58044c | 1197 | /* qNan / infinity conversion */ |
af12906f | 1198 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXCVI); |
7c58044c | 1199 | } else { |
af12906f | 1200 | farg.ll = float64_to_int64(farg.d, &env->fp_status); |
7c58044c | 1201 | } |
af12906f | 1202 | return farg.ll; |
426613db JM |
1203 | } |
1204 | ||
af12906f AJ |
1205 | /* fctidz - fctidz. */ |
1206 | uint64_t helper_fctidz (uint64_t arg) | |
426613db | 1207 | { |
af12906f AJ |
1208 | CPU_DoubleU farg; |
1209 | farg.ll = arg; | |
426613db | 1210 | |
af12906f | 1211 | if (unlikely(float64_is_signaling_nan(farg.d))) { |
7c58044c | 1212 | /* sNaN conversion */ |
af12906f | 1213 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN | POWERPC_EXCP_FP_VXCVI); |
f23c346e | 1214 | } else if (unlikely(float64_is_nan(farg.d) || float64_is_infinity(farg.d))) { |
7c58044c | 1215 | /* qNan / infinity conversion */ |
af12906f | 1216 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXCVI); |
7c58044c | 1217 | } else { |
af12906f | 1218 | farg.ll = float64_to_int64_round_to_zero(farg.d, &env->fp_status); |
7c58044c | 1219 | } |
af12906f | 1220 | return farg.ll; |
426613db JM |
1221 | } |
1222 | ||
1223 | #endif | |
1224 | ||
af12906f | 1225 | static always_inline uint64_t do_fri (uint64_t arg, int rounding_mode) |
d7e4b87e | 1226 | { |
af12906f AJ |
1227 | CPU_DoubleU farg; |
1228 | farg.ll = arg; | |
1229 | ||
1230 | if (unlikely(float64_is_signaling_nan(farg.d))) { | |
7c58044c | 1231 | /* sNaN round */ |
af12906f | 1232 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN | POWERPC_EXCP_FP_VXCVI); |
f23c346e | 1233 | } else if (unlikely(float64_is_nan(farg.d) || float64_is_infinity(farg.d))) { |
7c58044c | 1234 | /* qNan / infinity round */ |
af12906f | 1235 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXCVI); |
7c58044c JM |
1236 | } else { |
1237 | set_float_rounding_mode(rounding_mode, &env->fp_status); | |
af12906f | 1238 | farg.ll = float64_round_to_int(farg.d, &env->fp_status); |
7c58044c JM |
1239 | /* Restore rounding mode from FPSCR */ |
1240 | fpscr_set_rounding_mode(); | |
1241 | } | |
af12906f | 1242 | return farg.ll; |
d7e4b87e JM |
1243 | } |
1244 | ||
af12906f | 1245 | uint64_t helper_frin (uint64_t arg) |
d7e4b87e | 1246 | { |
af12906f | 1247 | return do_fri(arg, float_round_nearest_even); |
d7e4b87e JM |
1248 | } |
1249 | ||
af12906f | 1250 | uint64_t helper_friz (uint64_t arg) |
d7e4b87e | 1251 | { |
af12906f | 1252 | return do_fri(arg, float_round_to_zero); |
d7e4b87e JM |
1253 | } |
1254 | ||
af12906f | 1255 | uint64_t helper_frip (uint64_t arg) |
d7e4b87e | 1256 | { |
af12906f | 1257 | return do_fri(arg, float_round_up); |
d7e4b87e JM |
1258 | } |
1259 | ||
af12906f | 1260 | uint64_t helper_frim (uint64_t arg) |
d7e4b87e | 1261 | { |
af12906f | 1262 | return do_fri(arg, float_round_down); |
d7e4b87e JM |
1263 | } |
1264 | ||
af12906f AJ |
1265 | /* fmadd - fmadd. */ |
1266 | uint64_t helper_fmadd (uint64_t arg1, uint64_t arg2, uint64_t arg3) | |
e864cabd | 1267 | { |
af12906f AJ |
1268 | CPU_DoubleU farg1, farg2, farg3; |
1269 | ||
1270 | farg1.ll = arg1; | |
1271 | farg2.ll = arg2; | |
1272 | farg3.ll = arg3; | |
1273 | #if USE_PRECISE_EMULATION | |
1274 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1275 | float64_is_signaling_nan(farg2.d) || | |
1276 | float64_is_signaling_nan(farg3.d))) { | |
7c58044c | 1277 | /* sNaN operation */ |
af12906f | 1278 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
da1e7ac9 AJ |
1279 | } else if (unlikely((float64_is_infinity(farg1.d) && float64_is_zero(farg2.d)) || |
1280 | (float64_is_zero(farg1.d) && float64_is_infinity(farg2.d)))) { | |
1281 | /* Multiplication of zero by infinity */ | |
1282 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXIMZ); | |
7c58044c | 1283 | } else { |
e864cabd | 1284 | #ifdef FLOAT128 |
7c58044c JM |
1285 | /* This is the way the PowerPC specification defines it */ |
1286 | float128 ft0_128, ft1_128; | |
1287 | ||
af12906f AJ |
1288 | ft0_128 = float64_to_float128(farg1.d, &env->fp_status); |
1289 | ft1_128 = float64_to_float128(farg2.d, &env->fp_status); | |
7c58044c | 1290 | ft0_128 = float128_mul(ft0_128, ft1_128, &env->fp_status); |
da1e7ac9 AJ |
1291 | if (unlikely(float128_is_infinity(ft0_128) && float64_is_infinity(farg3.d) && |
1292 | float128_is_neg(ft0_128) != float64_is_neg(farg3.d))) { | |
1293 | /* Magnitude subtraction of infinities */ | |
1294 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXISI); | |
1295 | } else { | |
1296 | ft1_128 = float64_to_float128(farg3.d, &env->fp_status); | |
1297 | ft0_128 = float128_add(ft0_128, ft1_128, &env->fp_status); | |
1298 | farg1.d = float128_to_float64(ft0_128, &env->fp_status); | |
1299 | } | |
e864cabd | 1300 | #else |
7c58044c | 1301 | /* This is OK on x86 hosts */ |
af12906f | 1302 | farg1.d = (farg1.d * farg2.d) + farg3.d; |
e864cabd | 1303 | #endif |
7c58044c | 1304 | } |
af12906f AJ |
1305 | #else |
1306 | farg1.d = float64_mul(farg1.d, farg2.d, &env->fp_status); | |
1307 | farg1.d = float64_add(farg1.d, farg3.d, &env->fp_status); | |
1308 | #endif | |
1309 | return farg1.ll; | |
e864cabd JM |
1310 | } |
1311 | ||
af12906f AJ |
1312 | /* fmsub - fmsub. */ |
1313 | uint64_t helper_fmsub (uint64_t arg1, uint64_t arg2, uint64_t arg3) | |
e864cabd | 1314 | { |
af12906f AJ |
1315 | CPU_DoubleU farg1, farg2, farg3; |
1316 | ||
1317 | farg1.ll = arg1; | |
1318 | farg2.ll = arg2; | |
1319 | farg3.ll = arg3; | |
1320 | #if USE_PRECISE_EMULATION | |
1321 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1322 | float64_is_signaling_nan(farg2.d) || | |
1323 | float64_is_signaling_nan(farg3.d))) { | |
7c58044c | 1324 | /* sNaN operation */ |
af12906f | 1325 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
da1e7ac9 AJ |
1326 | } else if (unlikely((float64_is_infinity(farg1.d) && float64_is_zero(farg2.d)) || |
1327 | (float64_is_zero(farg1.d) && float64_is_infinity(farg2.d)))) { | |
1328 | /* Multiplication of zero by infinity */ | |
1329 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXIMZ); | |
7c58044c | 1330 | } else { |
e864cabd | 1331 | #ifdef FLOAT128 |
7c58044c JM |
1332 | /* This is the way the PowerPC specification defines it */ |
1333 | float128 ft0_128, ft1_128; | |
1334 | ||
af12906f AJ |
1335 | ft0_128 = float64_to_float128(farg1.d, &env->fp_status); |
1336 | ft1_128 = float64_to_float128(farg2.d, &env->fp_status); | |
7c58044c | 1337 | ft0_128 = float128_mul(ft0_128, ft1_128, &env->fp_status); |
da1e7ac9 AJ |
1338 | if (unlikely(float128_is_infinity(ft0_128) && float64_is_infinity(farg3.d) && |
1339 | float128_is_neg(ft0_128) == float64_is_neg(farg3.d))) { | |
1340 | /* Magnitude subtraction of infinities */ | |
1341 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXISI); | |
1342 | } else { | |
1343 | ft1_128 = float64_to_float128(farg3.d, &env->fp_status); | |
1344 | ft0_128 = float128_sub(ft0_128, ft1_128, &env->fp_status); | |
1345 | farg1.d = float128_to_float64(ft0_128, &env->fp_status); | |
1346 | } | |
e864cabd | 1347 | #else |
7c58044c | 1348 | /* This is OK on x86 hosts */ |
af12906f | 1349 | farg1.d = (farg1.d * farg2.d) - farg3.d; |
e864cabd | 1350 | #endif |
7c58044c | 1351 | } |
af12906f AJ |
1352 | #else |
1353 | farg1.d = float64_mul(farg1.d, farg2.d, &env->fp_status); | |
1354 | farg1.d = float64_sub(farg1.d, farg3.d, &env->fp_status); | |
1355 | #endif | |
1356 | return farg1.ll; | |
e864cabd | 1357 | } |
e864cabd | 1358 | |
af12906f AJ |
1359 | /* fnmadd - fnmadd. */ |
1360 | uint64_t helper_fnmadd (uint64_t arg1, uint64_t arg2, uint64_t arg3) | |
4b3686fa | 1361 | { |
af12906f AJ |
1362 | CPU_DoubleU farg1, farg2, farg3; |
1363 | ||
1364 | farg1.ll = arg1; | |
1365 | farg2.ll = arg2; | |
1366 | farg3.ll = arg3; | |
1367 | ||
1368 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1369 | float64_is_signaling_nan(farg2.d) || | |
1370 | float64_is_signaling_nan(farg3.d))) { | |
7c58044c | 1371 | /* sNaN operation */ |
af12906f | 1372 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
da1e7ac9 AJ |
1373 | } else if (unlikely((float64_is_infinity(farg1.d) && float64_is_zero(farg2.d)) || |
1374 | (float64_is_zero(farg1.d) && float64_is_infinity(farg2.d)))) { | |
1375 | /* Multiplication of zero by infinity */ | |
1376 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXIMZ); | |
7c58044c | 1377 | } else { |
1cdb9c3d | 1378 | #if USE_PRECISE_EMULATION |
e864cabd | 1379 | #ifdef FLOAT128 |
7c58044c JM |
1380 | /* This is the way the PowerPC specification defines it */ |
1381 | float128 ft0_128, ft1_128; | |
1382 | ||
af12906f AJ |
1383 | ft0_128 = float64_to_float128(farg1.d, &env->fp_status); |
1384 | ft1_128 = float64_to_float128(farg2.d, &env->fp_status); | |
7c58044c | 1385 | ft0_128 = float128_mul(ft0_128, ft1_128, &env->fp_status); |
da1e7ac9 AJ |
1386 | if (unlikely(float128_is_infinity(ft0_128) && float64_is_infinity(farg3.d) && |
1387 | float128_is_neg(ft0_128) != float64_is_neg(farg3.d))) { | |
1388 | /* Magnitude subtraction of infinities */ | |
1389 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXISI); | |
1390 | } else { | |
1391 | ft1_128 = float64_to_float128(farg3.d, &env->fp_status); | |
1392 | ft0_128 = float128_add(ft0_128, ft1_128, &env->fp_status); | |
1393 | farg1.d = float128_to_float64(ft0_128, &env->fp_status); | |
1394 | } | |
e864cabd | 1395 | #else |
7c58044c | 1396 | /* This is OK on x86 hosts */ |
af12906f | 1397 | farg1.d = (farg1.d * farg2.d) + farg3.d; |
e864cabd JM |
1398 | #endif |
1399 | #else | |
af12906f AJ |
1400 | farg1.d = float64_mul(farg1.d, farg2.d, &env->fp_status); |
1401 | farg1.d = float64_add(farg1.d, farg3.d, &env->fp_status); | |
e864cabd | 1402 | #endif |
a44d2ce1 | 1403 | if (likely(!float64_is_nan(farg1.d))) |
af12906f | 1404 | farg1.d = float64_chs(farg1.d); |
7c58044c | 1405 | } |
af12906f | 1406 | return farg1.ll; |
4b3686fa FB |
1407 | } |
1408 | ||
af12906f AJ |
1409 | /* fnmsub - fnmsub. */ |
1410 | uint64_t helper_fnmsub (uint64_t arg1, uint64_t arg2, uint64_t arg3) | |
4b3686fa | 1411 | { |
af12906f AJ |
1412 | CPU_DoubleU farg1, farg2, farg3; |
1413 | ||
1414 | farg1.ll = arg1; | |
1415 | farg2.ll = arg2; | |
1416 | farg3.ll = arg3; | |
1417 | ||
1418 | if (unlikely(float64_is_signaling_nan(farg1.d) || | |
1419 | float64_is_signaling_nan(farg2.d) || | |
1420 | float64_is_signaling_nan(farg3.d))) { | |
7c58044c | 1421 | /* sNaN operation */ |
af12906f | 1422 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
da1e7ac9 AJ |
1423 | } else if (unlikely((float64_is_infinity(farg1.d) && float64_is_zero(farg2.d)) || |
1424 | (float64_is_zero(farg1.d) && float64_is_infinity(farg2.d)))) { | |
1425 | /* Multiplication of zero by infinity */ | |
1426 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXIMZ); | |
7c58044c | 1427 | } else { |
1cdb9c3d | 1428 | #if USE_PRECISE_EMULATION |
e864cabd | 1429 | #ifdef FLOAT128 |
7c58044c JM |
1430 | /* This is the way the PowerPC specification defines it */ |
1431 | float128 ft0_128, ft1_128; | |
1432 | ||
af12906f AJ |
1433 | ft0_128 = float64_to_float128(farg1.d, &env->fp_status); |
1434 | ft1_128 = float64_to_float128(farg2.d, &env->fp_status); | |
7c58044c | 1435 | ft0_128 = float128_mul(ft0_128, ft1_128, &env->fp_status); |
da1e7ac9 AJ |
1436 | if (unlikely(float128_is_infinity(ft0_128) && float64_is_infinity(farg3.d) && |
1437 | float128_is_neg(ft0_128) == float64_is_neg(farg3.d))) { | |
1438 | /* Magnitude subtraction of infinities */ | |
1439 | farg1.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXISI); | |
1440 | } else { | |
1441 | ft1_128 = float64_to_float128(farg3.d, &env->fp_status); | |
1442 | ft0_128 = float128_sub(ft0_128, ft1_128, &env->fp_status); | |
1443 | farg1.d = float128_to_float64(ft0_128, &env->fp_status); | |
1444 | } | |
e864cabd | 1445 | #else |
7c58044c | 1446 | /* This is OK on x86 hosts */ |
af12906f | 1447 | farg1.d = (farg1.d * farg2.d) - farg3.d; |
e864cabd JM |
1448 | #endif |
1449 | #else | |
af12906f AJ |
1450 | farg1.d = float64_mul(farg1.d, farg2.d, &env->fp_status); |
1451 | farg1.d = float64_sub(farg1.d, farg3.d, &env->fp_status); | |
e864cabd | 1452 | #endif |
a44d2ce1 | 1453 | if (likely(!float64_is_nan(farg1.d))) |
af12906f | 1454 | farg1.d = float64_chs(farg1.d); |
7c58044c | 1455 | } |
af12906f | 1456 | return farg1.ll; |
1ef59d0a FB |
1457 | } |
1458 | ||
af12906f AJ |
1459 | /* frsp - frsp. */ |
1460 | uint64_t helper_frsp (uint64_t arg) | |
7c58044c | 1461 | { |
af12906f | 1462 | CPU_DoubleU farg; |
6ad193ed | 1463 | float32 f32; |
af12906f AJ |
1464 | farg.ll = arg; |
1465 | ||
1466 | #if USE_PRECISE_EMULATION | |
1467 | if (unlikely(float64_is_signaling_nan(farg.d))) { | |
7c58044c | 1468 | /* sNaN square root */ |
af12906f | 1469 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
7c58044c | 1470 | } else { |
6ad193ed AJ |
1471 | f32 = float64_to_float32(farg.d, &env->fp_status); |
1472 | farg.d = float32_to_float64(f32, &env->fp_status); | |
7c58044c | 1473 | } |
af12906f | 1474 | #else |
6ad193ed AJ |
1475 | f32 = float64_to_float32(farg.d, &env->fp_status); |
1476 | farg.d = float32_to_float64(f32, &env->fp_status); | |
af12906f AJ |
1477 | #endif |
1478 | return farg.ll; | |
7c58044c | 1479 | } |
7c58044c | 1480 | |
af12906f AJ |
1481 | /* fsqrt - fsqrt. */ |
1482 | uint64_t helper_fsqrt (uint64_t arg) | |
9a64fbe4 | 1483 | { |
af12906f AJ |
1484 | CPU_DoubleU farg; |
1485 | farg.ll = arg; | |
1486 | ||
1487 | if (unlikely(float64_is_signaling_nan(farg.d))) { | |
7c58044c | 1488 | /* sNaN square root */ |
af12906f | 1489 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
f23c346e | 1490 | } else if (unlikely(float64_is_neg(farg.d) && !float64_is_zero(farg.d))) { |
7c58044c | 1491 | /* Square root of a negative nonzero number */ |
af12906f | 1492 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSQRT); |
7c58044c | 1493 | } else { |
af12906f | 1494 | farg.d = float64_sqrt(farg.d, &env->fp_status); |
7c58044c | 1495 | } |
af12906f | 1496 | return farg.ll; |
9a64fbe4 FB |
1497 | } |
1498 | ||
af12906f AJ |
1499 | /* fre - fre. */ |
1500 | uint64_t helper_fre (uint64_t arg) | |
d7e4b87e | 1501 | { |
05b93603 | 1502 | CPU_DoubleU fone, farg; |
01feec08 | 1503 | fone.ll = 0x3FF0000000000000ULL; /* 1.0 */ |
af12906f | 1504 | farg.ll = arg; |
d7e4b87e | 1505 | |
af12906f | 1506 | if (unlikely(float64_is_signaling_nan(farg.d))) { |
7c58044c | 1507 | /* sNaN reciprocal */ |
af12906f | 1508 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
d7e4b87e | 1509 | } else { |
6c01bf6c | 1510 | farg.d = float64_div(fone.d, farg.d, &env->fp_status); |
d7e4b87e | 1511 | } |
af12906f | 1512 | return farg.d; |
d7e4b87e JM |
1513 | } |
1514 | ||
af12906f AJ |
1515 | /* fres - fres. */ |
1516 | uint64_t helper_fres (uint64_t arg) | |
9a64fbe4 | 1517 | { |
05b93603 | 1518 | CPU_DoubleU fone, farg; |
6c01bf6c | 1519 | float32 f32; |
01feec08 | 1520 | fone.ll = 0x3FF0000000000000ULL; /* 1.0 */ |
af12906f | 1521 | farg.ll = arg; |
4ecc3190 | 1522 | |
af12906f | 1523 | if (unlikely(float64_is_signaling_nan(farg.d))) { |
7c58044c | 1524 | /* sNaN reciprocal */ |
af12906f | 1525 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
4ecc3190 | 1526 | } else { |
6c01bf6c AJ |
1527 | farg.d = float64_div(fone.d, farg.d, &env->fp_status); |
1528 | f32 = float64_to_float32(farg.d, &env->fp_status); | |
1529 | farg.d = float32_to_float64(f32, &env->fp_status); | |
4ecc3190 | 1530 | } |
af12906f | 1531 | return farg.ll; |
9a64fbe4 FB |
1532 | } |
1533 | ||
af12906f AJ |
1534 | /* frsqrte - frsqrte. */ |
1535 | uint64_t helper_frsqrte (uint64_t arg) | |
9a64fbe4 | 1536 | { |
05b93603 | 1537 | CPU_DoubleU fone, farg; |
6c01bf6c | 1538 | float32 f32; |
01feec08 | 1539 | fone.ll = 0x3FF0000000000000ULL; /* 1.0 */ |
af12906f | 1540 | farg.ll = arg; |
4ecc3190 | 1541 | |
af12906f | 1542 | if (unlikely(float64_is_signaling_nan(farg.d))) { |
7c58044c | 1543 | /* sNaN reciprocal square root */ |
af12906f | 1544 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); |
f23c346e | 1545 | } else if (unlikely(float64_is_neg(farg.d) && !float64_is_zero(farg.d))) { |
7c58044c | 1546 | /* Reciprocal square root of a negative nonzero number */ |
af12906f | 1547 | farg.ll = fload_invalid_op_excp(POWERPC_EXCP_FP_VXSQRT); |
4ecc3190 | 1548 | } else { |
6c01bf6c AJ |
1549 | farg.d = float64_sqrt(farg.d, &env->fp_status); |
1550 | farg.d = float64_div(fone.d, farg.d, &env->fp_status); | |
1551 | f32 = float64_to_float32(farg.d, &env->fp_status); | |
1552 | farg.d = float32_to_float64(f32, &env->fp_status); | |
4ecc3190 | 1553 | } |
af12906f | 1554 | return farg.ll; |
9a64fbe4 FB |
1555 | } |
1556 | ||
af12906f AJ |
1557 | /* fsel - fsel. */ |
1558 | uint64_t helper_fsel (uint64_t arg1, uint64_t arg2, uint64_t arg3) | |
9a64fbe4 | 1559 | { |
6ad7365a | 1560 | CPU_DoubleU farg1; |
af12906f AJ |
1561 | |
1562 | farg1.ll = arg1; | |
af12906f | 1563 | |
572c8952 | 1564 | if ((!float64_is_neg(farg1.d) || float64_is_zero(farg1.d)) && !float64_is_nan(farg1.d)) |
6ad7365a | 1565 | return arg2; |
4ecc3190 | 1566 | else |
6ad7365a | 1567 | return arg3; |
9a64fbe4 FB |
1568 | } |
1569 | ||
9a819377 | 1570 | void helper_fcmpu (uint64_t arg1, uint64_t arg2, uint32_t crfD) |
9a64fbe4 | 1571 | { |
af12906f | 1572 | CPU_DoubleU farg1, farg2; |
e1571908 | 1573 | uint32_t ret = 0; |
af12906f AJ |
1574 | farg1.ll = arg1; |
1575 | farg2.ll = arg2; | |
e1571908 | 1576 | |
9a819377 AJ |
1577 | if (unlikely(float64_is_nan(farg1.d) || |
1578 | float64_is_nan(farg2.d))) { | |
1579 | ret = 0x01UL; | |
1580 | } else if (float64_lt(farg1.d, farg2.d, &env->fp_status)) { | |
1581 | ret = 0x08UL; | |
1582 | } else if (!float64_le(farg1.d, farg2.d, &env->fp_status)) { | |
1583 | ret = 0x04UL; | |
7c58044c | 1584 | } else { |
9a819377 | 1585 | ret = 0x02UL; |
9a64fbe4 | 1586 | } |
9a819377 | 1587 | |
7c58044c | 1588 | env->fpscr &= ~(0x0F << FPSCR_FPRF); |
e1571908 | 1589 | env->fpscr |= ret << FPSCR_FPRF; |
9a819377 AJ |
1590 | env->crf[crfD] = ret; |
1591 | if (unlikely(ret == 0x01UL | |
1592 | && (float64_is_signaling_nan(farg1.d) || | |
1593 | float64_is_signaling_nan(farg2.d)))) { | |
1594 | /* sNaN comparison */ | |
1595 | fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN); | |
1596 | } | |
9a64fbe4 FB |
1597 | } |
1598 | ||
9a819377 | 1599 | void helper_fcmpo (uint64_t arg1, uint64_t arg2, uint32_t crfD) |
9a64fbe4 | 1600 | { |
af12906f | 1601 | CPU_DoubleU farg1, farg2; |
e1571908 | 1602 | uint32_t ret = 0; |
af12906f AJ |
1603 | farg1.ll = arg1; |
1604 | farg2.ll = arg2; | |
e1571908 | 1605 | |
af12906f AJ |
1606 | if (unlikely(float64_is_nan(farg1.d) || |
1607 | float64_is_nan(farg2.d))) { | |
9a819377 AJ |
1608 | ret = 0x01UL; |
1609 | } else if (float64_lt(farg1.d, farg2.d, &env->fp_status)) { | |
1610 | ret = 0x08UL; | |
1611 | } else if (!float64_le(farg1.d, farg2.d, &env->fp_status)) { | |
1612 | ret = 0x04UL; | |
1613 | } else { | |
1614 | ret = 0x02UL; | |
1615 | } | |
1616 | ||
1617 | env->fpscr &= ~(0x0F << FPSCR_FPRF); | |
1618 | env->fpscr |= ret << FPSCR_FPRF; | |
1619 | env->crf[crfD] = ret; | |
1620 | if (unlikely (ret == 0x01UL)) { | |
af12906f AJ |
1621 | if (float64_is_signaling_nan(farg1.d) || |
1622 | float64_is_signaling_nan(farg2.d)) { | |
7c58044c JM |
1623 | /* sNaN comparison */ |
1624 | fload_invalid_op_excp(POWERPC_EXCP_FP_VXSNAN | | |
1625 | POWERPC_EXCP_FP_VXVC); | |
1626 | } else { | |
1627 | /* qNaN comparison */ | |
1628 | fload_invalid_op_excp(POWERPC_EXCP_FP_VXVC); | |
1629 | } | |
9a64fbe4 | 1630 | } |
9a64fbe4 FB |
1631 | } |
1632 | ||
76a66253 | 1633 | #if !defined (CONFIG_USER_ONLY) |
6527f6ea | 1634 | void helper_store_msr (target_ulong val) |
0411a972 | 1635 | { |
6527f6ea AJ |
1636 | val = hreg_store_msr(env, val, 0); |
1637 | if (val != 0) { | |
0411a972 | 1638 | env->interrupt_request |= CPU_INTERRUPT_EXITTB; |
e06fcd75 | 1639 | helper_raise_exception(val); |
0411a972 JM |
1640 | } |
1641 | } | |
1642 | ||
d72a19f7 | 1643 | static always_inline void do_rfi (target_ulong nip, target_ulong msr, |
0411a972 | 1644 | target_ulong msrm, int keep_msrh) |
9a64fbe4 | 1645 | { |
426613db | 1646 | #if defined(TARGET_PPC64) |
0411a972 JM |
1647 | if (msr & (1ULL << MSR_SF)) { |
1648 | nip = (uint64_t)nip; | |
1649 | msr &= (uint64_t)msrm; | |
a42bd6cc | 1650 | } else { |
0411a972 JM |
1651 | nip = (uint32_t)nip; |
1652 | msr = (uint32_t)(msr & msrm); | |
1653 | if (keep_msrh) | |
1654 | msr |= env->msr & ~((uint64_t)0xFFFFFFFF); | |
a42bd6cc | 1655 | } |
426613db | 1656 | #else |
0411a972 JM |
1657 | nip = (uint32_t)nip; |
1658 | msr &= (uint32_t)msrm; | |
426613db | 1659 | #endif |
0411a972 JM |
1660 | /* XXX: beware: this is false if VLE is supported */ |
1661 | env->nip = nip & ~((target_ulong)0x00000003); | |
a4f30719 | 1662 | hreg_store_msr(env, msr, 1); |
fdabc366 | 1663 | #if defined (DEBUG_OP) |
0411a972 | 1664 | cpu_dump_rfi(env->nip, env->msr); |
fdabc366 | 1665 | #endif |
0411a972 JM |
1666 | /* No need to raise an exception here, |
1667 | * as rfi is always the last insn of a TB | |
1668 | */ | |
fdabc366 | 1669 | env->interrupt_request |= CPU_INTERRUPT_EXITTB; |
9a64fbe4 | 1670 | } |
d9bce9d9 | 1671 | |
d72a19f7 | 1672 | void helper_rfi (void) |
0411a972 | 1673 | { |
d72a19f7 AJ |
1674 | do_rfi(env->spr[SPR_SRR0], env->spr[SPR_SRR1], |
1675 | ~((target_ulong)0xFFFF0000), 1); | |
0411a972 JM |
1676 | } |
1677 | ||
d9bce9d9 | 1678 | #if defined(TARGET_PPC64) |
d72a19f7 | 1679 | void helper_rfid (void) |
426613db | 1680 | { |
d72a19f7 AJ |
1681 | do_rfi(env->spr[SPR_SRR0], env->spr[SPR_SRR1], |
1682 | ~((target_ulong)0xFFFF0000), 0); | |
d9bce9d9 | 1683 | } |
7863667f | 1684 | |
d72a19f7 | 1685 | void helper_hrfid (void) |
be147d08 | 1686 | { |
d72a19f7 AJ |
1687 | do_rfi(env->spr[SPR_HSRR0], env->spr[SPR_HSRR1], |
1688 | ~((target_ulong)0xFFFF0000), 0); | |
be147d08 JM |
1689 | } |
1690 | #endif | |
76a66253 | 1691 | #endif |
9a64fbe4 | 1692 | |
cab3bee2 | 1693 | void helper_tw (target_ulong arg1, target_ulong arg2, uint32_t flags) |
9a64fbe4 | 1694 | { |
cab3bee2 AJ |
1695 | if (!likely(!(((int32_t)arg1 < (int32_t)arg2 && (flags & 0x10)) || |
1696 | ((int32_t)arg1 > (int32_t)arg2 && (flags & 0x08)) || | |
1697 | ((int32_t)arg1 == (int32_t)arg2 && (flags & 0x04)) || | |
1698 | ((uint32_t)arg1 < (uint32_t)arg2 && (flags & 0x02)) || | |
1699 | ((uint32_t)arg1 > (uint32_t)arg2 && (flags & 0x01))))) { | |
e06fcd75 | 1700 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, POWERPC_EXCP_TRAP); |
a42bd6cc | 1701 | } |
9a64fbe4 FB |
1702 | } |
1703 | ||
d9bce9d9 | 1704 | #if defined(TARGET_PPC64) |
cab3bee2 | 1705 | void helper_td (target_ulong arg1, target_ulong arg2, uint32_t flags) |
d9bce9d9 | 1706 | { |
cab3bee2 AJ |
1707 | if (!likely(!(((int64_t)arg1 < (int64_t)arg2 && (flags & 0x10)) || |
1708 | ((int64_t)arg1 > (int64_t)arg2 && (flags & 0x08)) || | |
1709 | ((int64_t)arg1 == (int64_t)arg2 && (flags & 0x04)) || | |
1710 | ((uint64_t)arg1 < (uint64_t)arg2 && (flags & 0x02)) || | |
1711 | ((uint64_t)arg1 > (uint64_t)arg2 && (flags & 0x01))))) | |
e06fcd75 | 1712 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, POWERPC_EXCP_TRAP); |
d9bce9d9 JM |
1713 | } |
1714 | #endif | |
1715 | ||
fdabc366 | 1716 | /*****************************************************************************/ |
76a66253 | 1717 | /* PowerPC 601 specific instructions (POWER bridge) */ |
9a64fbe4 | 1718 | |
22e0e173 | 1719 | target_ulong helper_clcs (uint32_t arg) |
9a64fbe4 | 1720 | { |
22e0e173 | 1721 | switch (arg) { |
76a66253 JM |
1722 | case 0x0CUL: |
1723 | /* Instruction cache line size */ | |
22e0e173 | 1724 | return env->icache_line_size; |
76a66253 JM |
1725 | break; |
1726 | case 0x0DUL: | |
1727 | /* Data cache line size */ | |
22e0e173 | 1728 | return env->dcache_line_size; |
76a66253 JM |
1729 | break; |
1730 | case 0x0EUL: | |
1731 | /* Minimum cache line size */ | |
22e0e173 AJ |
1732 | return (env->icache_line_size < env->dcache_line_size) ? |
1733 | env->icache_line_size : env->dcache_line_size; | |
76a66253 JM |
1734 | break; |
1735 | case 0x0FUL: | |
1736 | /* Maximum cache line size */ | |
22e0e173 AJ |
1737 | return (env->icache_line_size > env->dcache_line_size) ? |
1738 | env->icache_line_size : env->dcache_line_size; | |
76a66253 JM |
1739 | break; |
1740 | default: | |
1741 | /* Undefined */ | |
22e0e173 | 1742 | return 0; |
76a66253 JM |
1743 | break; |
1744 | } | |
1745 | } | |
1746 | ||
22e0e173 | 1747 | target_ulong helper_div (target_ulong arg1, target_ulong arg2) |
76a66253 | 1748 | { |
22e0e173 | 1749 | uint64_t tmp = (uint64_t)arg1 << 32 | env->spr[SPR_MQ]; |
76a66253 | 1750 | |
22e0e173 AJ |
1751 | if (((int32_t)tmp == INT32_MIN && (int32_t)arg2 == (int32_t)-1) || |
1752 | (int32_t)arg2 == 0) { | |
76a66253 | 1753 | env->spr[SPR_MQ] = 0; |
22e0e173 | 1754 | return INT32_MIN; |
76a66253 | 1755 | } else { |
22e0e173 AJ |
1756 | env->spr[SPR_MQ] = tmp % arg2; |
1757 | return tmp / (int32_t)arg2; | |
76a66253 JM |
1758 | } |
1759 | } | |
1760 | ||
22e0e173 | 1761 | target_ulong helper_divo (target_ulong arg1, target_ulong arg2) |
76a66253 | 1762 | { |
22e0e173 | 1763 | uint64_t tmp = (uint64_t)arg1 << 32 | env->spr[SPR_MQ]; |
76a66253 | 1764 | |
22e0e173 AJ |
1765 | if (((int32_t)tmp == INT32_MIN && (int32_t)arg2 == (int32_t)-1) || |
1766 | (int32_t)arg2 == 0) { | |
3d7b417e | 1767 | env->xer |= (1 << XER_OV) | (1 << XER_SO); |
76a66253 | 1768 | env->spr[SPR_MQ] = 0; |
22e0e173 | 1769 | return INT32_MIN; |
76a66253 | 1770 | } else { |
22e0e173 AJ |
1771 | env->spr[SPR_MQ] = tmp % arg2; |
1772 | tmp /= (int32_t)arg2; | |
1773 | if ((int32_t)tmp != tmp) { | |
3d7b417e | 1774 | env->xer |= (1 << XER_OV) | (1 << XER_SO); |
76a66253 | 1775 | } else { |
3d7b417e | 1776 | env->xer &= ~(1 << XER_OV); |
76a66253 | 1777 | } |
22e0e173 | 1778 | return tmp; |
76a66253 JM |
1779 | } |
1780 | } | |
1781 | ||
22e0e173 | 1782 | target_ulong helper_divs (target_ulong arg1, target_ulong arg2) |
76a66253 | 1783 | { |
22e0e173 AJ |
1784 | if (((int32_t)arg1 == INT32_MIN && (int32_t)arg2 == (int32_t)-1) || |
1785 | (int32_t)arg2 == 0) { | |
1786 | env->spr[SPR_MQ] = 0; | |
1787 | return INT32_MIN; | |
76a66253 | 1788 | } else { |
22e0e173 AJ |
1789 | env->spr[SPR_MQ] = (int32_t)arg1 % (int32_t)arg2; |
1790 | return (int32_t)arg1 / (int32_t)arg2; | |
76a66253 | 1791 | } |
76a66253 JM |
1792 | } |
1793 | ||
22e0e173 | 1794 | target_ulong helper_divso (target_ulong arg1, target_ulong arg2) |
76a66253 | 1795 | { |
22e0e173 AJ |
1796 | if (((int32_t)arg1 == INT32_MIN && (int32_t)arg2 == (int32_t)-1) || |
1797 | (int32_t)arg2 == 0) { | |
3d7b417e | 1798 | env->xer |= (1 << XER_OV) | (1 << XER_SO); |
22e0e173 AJ |
1799 | env->spr[SPR_MQ] = 0; |
1800 | return INT32_MIN; | |
76a66253 | 1801 | } else { |
3d7b417e | 1802 | env->xer &= ~(1 << XER_OV); |
22e0e173 AJ |
1803 | env->spr[SPR_MQ] = (int32_t)arg1 % (int32_t)arg2; |
1804 | return (int32_t)arg1 / (int32_t)arg2; | |
76a66253 JM |
1805 | } |
1806 | } | |
1807 | ||
1808 | #if !defined (CONFIG_USER_ONLY) | |
22e0e173 | 1809 | target_ulong helper_rac (target_ulong addr) |
76a66253 | 1810 | { |
76a66253 | 1811 | mmu_ctx_t ctx; |
faadf50e | 1812 | int nb_BATs; |
22e0e173 | 1813 | target_ulong ret = 0; |
76a66253 JM |
1814 | |
1815 | /* We don't have to generate many instances of this instruction, | |
1816 | * as rac is supervisor only. | |
1817 | */ | |
faadf50e JM |
1818 | /* XXX: FIX THIS: Pretend we have no BAT */ |
1819 | nb_BATs = env->nb_BATs; | |
1820 | env->nb_BATs = 0; | |
22e0e173 AJ |
1821 | if (get_physical_address(env, &ctx, addr, 0, ACCESS_INT) == 0) |
1822 | ret = ctx.raddr; | |
faadf50e | 1823 | env->nb_BATs = nb_BATs; |
22e0e173 | 1824 | return ret; |
76a66253 JM |
1825 | } |
1826 | ||
d72a19f7 | 1827 | void helper_rfsvc (void) |
76a66253 | 1828 | { |
d72a19f7 | 1829 | do_rfi(env->lr, env->ctr, 0x0000FFFF, 0); |
76a66253 | 1830 | } |
76a66253 JM |
1831 | #endif |
1832 | ||
1833 | /*****************************************************************************/ | |
1834 | /* 602 specific instructions */ | |
1835 | /* mfrom is the most crazy instruction ever seen, imho ! */ | |
1836 | /* Real implementation uses a ROM table. Do the same */ | |
5e9ae189 AJ |
1837 | /* Extremly decomposed: |
1838 | * -arg / 256 | |
1839 | * return 256 * log10(10 + 1.0) + 0.5 | |
1840 | */ | |
db9a16a7 | 1841 | #if !defined (CONFIG_USER_ONLY) |
cf02a65c | 1842 | target_ulong helper_602_mfrom (target_ulong arg) |
76a66253 | 1843 | { |
cf02a65c | 1844 | if (likely(arg < 602)) { |
76a66253 | 1845 | #include "mfrom_table.c" |
45d827d2 | 1846 | return mfrom_ROM_table[arg]; |
76a66253 | 1847 | } else { |
cf02a65c | 1848 | return 0; |
76a66253 JM |
1849 | } |
1850 | } | |
db9a16a7 | 1851 | #endif |
76a66253 JM |
1852 | |
1853 | /*****************************************************************************/ | |
1854 | /* Embedded PowerPC specific helpers */ | |
76a66253 | 1855 | |
a750fc0b | 1856 | /* XXX: to be improved to check access rights when in user-mode */ |
06dca6a7 | 1857 | target_ulong helper_load_dcr (target_ulong dcrn) |
a750fc0b | 1858 | { |
06dca6a7 | 1859 | target_ulong val = 0; |
a750fc0b JM |
1860 | |
1861 | if (unlikely(env->dcr_env == NULL)) { | |
1862 | if (loglevel != 0) { | |
1863 | fprintf(logfile, "No DCR environment\n"); | |
1864 | } | |
e06fcd75 AJ |
1865 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, |
1866 | POWERPC_EXCP_INVAL | POWERPC_EXCP_INVAL_INVAL); | |
06dca6a7 | 1867 | } else if (unlikely(ppc_dcr_read(env->dcr_env, dcrn, &val) != 0)) { |
a750fc0b | 1868 | if (loglevel != 0) { |
45d827d2 | 1869 | fprintf(logfile, "DCR read error %d %03x\n", (int)dcrn, (int)dcrn); |
a750fc0b | 1870 | } |
e06fcd75 AJ |
1871 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, |
1872 | POWERPC_EXCP_INVAL | POWERPC_EXCP_PRIV_REG); | |
a750fc0b | 1873 | } |
06dca6a7 | 1874 | return val; |
a750fc0b JM |
1875 | } |
1876 | ||
06dca6a7 | 1877 | void helper_store_dcr (target_ulong dcrn, target_ulong val) |
a750fc0b JM |
1878 | { |
1879 | if (unlikely(env->dcr_env == NULL)) { | |
1880 | if (loglevel != 0) { | |
1881 | fprintf(logfile, "No DCR environment\n"); | |
1882 | } | |
e06fcd75 AJ |
1883 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, |
1884 | POWERPC_EXCP_INVAL | POWERPC_EXCP_INVAL_INVAL); | |
06dca6a7 | 1885 | } else if (unlikely(ppc_dcr_write(env->dcr_env, dcrn, val) != 0)) { |
a750fc0b | 1886 | if (loglevel != 0) { |
45d827d2 | 1887 | fprintf(logfile, "DCR write error %d %03x\n", (int)dcrn, (int)dcrn); |
a750fc0b | 1888 | } |
e06fcd75 AJ |
1889 | helper_raise_exception_err(POWERPC_EXCP_PROGRAM, |
1890 | POWERPC_EXCP_INVAL | POWERPC_EXCP_PRIV_REG); | |
a750fc0b JM |
1891 | } |
1892 | } | |
1893 | ||
76a66253 | 1894 | #if !defined(CONFIG_USER_ONLY) |
d72a19f7 | 1895 | void helper_40x_rfci (void) |
76a66253 | 1896 | { |
d72a19f7 AJ |
1897 | do_rfi(env->spr[SPR_40x_SRR2], env->spr[SPR_40x_SRR3], |
1898 | ~((target_ulong)0xFFFF0000), 0); | |
a42bd6cc JM |
1899 | } |
1900 | ||
d72a19f7 | 1901 | void helper_rfci (void) |
a42bd6cc | 1902 | { |
d72a19f7 AJ |
1903 | do_rfi(env->spr[SPR_BOOKE_CSRR0], SPR_BOOKE_CSRR1, |
1904 | ~((target_ulong)0x3FFF0000), 0); | |
a42bd6cc JM |
1905 | } |
1906 | ||
d72a19f7 | 1907 | void helper_rfdi (void) |
a42bd6cc | 1908 | { |
d72a19f7 AJ |
1909 | do_rfi(env->spr[SPR_BOOKE_DSRR0], SPR_BOOKE_DSRR1, |
1910 | ~((target_ulong)0x3FFF0000), 0); | |
a42bd6cc JM |
1911 | } |
1912 | ||
d72a19f7 | 1913 | void helper_rfmci (void) |
a42bd6cc | 1914 | { |
d72a19f7 AJ |
1915 | do_rfi(env->spr[SPR_BOOKE_MCSRR0], SPR_BOOKE_MCSRR1, |
1916 | ~((target_ulong)0x3FFF0000), 0); | |
76a66253 | 1917 | } |
76a66253 JM |
1918 | #endif |
1919 | ||
1920 | /* 440 specific */ | |
ef0d51af | 1921 | target_ulong helper_dlmzb (target_ulong high, target_ulong low, uint32_t update_Rc) |
76a66253 JM |
1922 | { |
1923 | target_ulong mask; | |
1924 | int i; | |
1925 | ||
1926 | i = 1; | |
1927 | for (mask = 0xFF000000; mask != 0; mask = mask >> 8) { | |
ef0d51af AJ |
1928 | if ((high & mask) == 0) { |
1929 | if (update_Rc) { | |
1930 | env->crf[0] = 0x4; | |
1931 | } | |
76a66253 | 1932 | goto done; |
ef0d51af | 1933 | } |
76a66253 JM |
1934 | i++; |
1935 | } | |
1936 | for (mask = 0xFF000000; mask != 0; mask = mask >> 8) { | |
ef0d51af AJ |
1937 | if ((low & mask) == 0) { |
1938 | if (update_Rc) { | |
1939 | env->crf[0] = 0x8; | |
1940 | } | |
1941 | goto done; | |
1942 | } | |
76a66253 JM |
1943 | i++; |
1944 | } | |
ef0d51af AJ |
1945 | if (update_Rc) { |
1946 | env->crf[0] = 0x2; | |
1947 | } | |
76a66253 | 1948 | done: |
ef0d51af AJ |
1949 | env->xer = (env->xer & ~0x7F) | i; |
1950 | if (update_Rc) { | |
1951 | env->crf[0] |= xer_so; | |
1952 | } | |
1953 | return i; | |
fdabc366 FB |
1954 | } |
1955 | ||
d6a46fe8 AJ |
1956 | /*****************************************************************************/ |
1957 | /* Altivec extension helpers */ | |
1958 | #if defined(WORDS_BIGENDIAN) | |
1959 | #define HI_IDX 0 | |
1960 | #define LO_IDX 1 | |
1961 | #else | |
1962 | #define HI_IDX 1 | |
1963 | #define LO_IDX 0 | |
1964 | #endif | |
1965 | ||
1966 | #if defined(WORDS_BIGENDIAN) | |
1967 | #define VECTOR_FOR_INORDER_I(index, element) \ | |
1968 | for (index = 0; index < ARRAY_SIZE(r->element); index++) | |
1969 | #else | |
1970 | #define VECTOR_FOR_INORDER_I(index, element) \ | |
1971 | for (index = ARRAY_SIZE(r->element)-1; index >= 0; index--) | |
1972 | #endif | |
1973 | ||
1974 | #undef VECTOR_FOR_INORDER_I | |
1975 | #undef HI_IDX | |
1976 | #undef LO_IDX | |
1977 | ||
1c97856d | 1978 | /*****************************************************************************/ |
0487d6a8 JM |
1979 | /* SPE extension helpers */ |
1980 | /* Use a table to make this quicker */ | |
1981 | static uint8_t hbrev[16] = { | |
1982 | 0x0, 0x8, 0x4, 0xC, 0x2, 0xA, 0x6, 0xE, | |
1983 | 0x1, 0x9, 0x5, 0xD, 0x3, 0xB, 0x7, 0xF, | |
1984 | }; | |
1985 | ||
b068d6a7 | 1986 | static always_inline uint8_t byte_reverse (uint8_t val) |
0487d6a8 JM |
1987 | { |
1988 | return hbrev[val >> 4] | (hbrev[val & 0xF] << 4); | |
1989 | } | |
1990 | ||
b068d6a7 | 1991 | static always_inline uint32_t word_reverse (uint32_t val) |
0487d6a8 JM |
1992 | { |
1993 | return byte_reverse(val >> 24) | (byte_reverse(val >> 16) << 8) | | |
1994 | (byte_reverse(val >> 8) << 16) | (byte_reverse(val) << 24); | |
1995 | } | |
1996 | ||
3cd7d1dd | 1997 | #define MASKBITS 16 // Random value - to be fixed (implementation dependant) |
57951c27 | 1998 | target_ulong helper_brinc (target_ulong arg1, target_ulong arg2) |
0487d6a8 JM |
1999 | { |
2000 | uint32_t a, b, d, mask; | |
2001 | ||
3cd7d1dd | 2002 | mask = UINT32_MAX >> (32 - MASKBITS); |
57951c27 AJ |
2003 | a = arg1 & mask; |
2004 | b = arg2 & mask; | |
3cd7d1dd | 2005 | d = word_reverse(1 + word_reverse(a | ~b)); |
57951c27 | 2006 | return (arg1 & ~mask) | (d & b); |
0487d6a8 JM |
2007 | } |
2008 | ||
57951c27 | 2009 | uint32_t helper_cntlsw32 (uint32_t val) |
0487d6a8 JM |
2010 | { |
2011 | if (val & 0x80000000) | |
603fccce | 2012 | return clz32(~val); |
0487d6a8 | 2013 | else |
603fccce | 2014 | return clz32(val); |
0487d6a8 JM |
2015 | } |
2016 | ||
57951c27 | 2017 | uint32_t helper_cntlzw32 (uint32_t val) |
0487d6a8 | 2018 | { |
603fccce | 2019 | return clz32(val); |
0487d6a8 JM |
2020 | } |
2021 | ||
1c97856d AJ |
2022 | /* Single-precision floating-point conversions */ |
2023 | static always_inline uint32_t efscfsi (uint32_t val) | |
0487d6a8 | 2024 | { |
0ca9d380 | 2025 | CPU_FloatU u; |
0487d6a8 JM |
2026 | |
2027 | u.f = int32_to_float32(val, &env->spe_status); | |
2028 | ||
0ca9d380 | 2029 | return u.l; |
0487d6a8 JM |
2030 | } |
2031 | ||
1c97856d | 2032 | static always_inline uint32_t efscfui (uint32_t val) |
0487d6a8 | 2033 | { |
0ca9d380 | 2034 | CPU_FloatU u; |
0487d6a8 JM |
2035 | |
2036 | u.f = uint32_to_float32(val, &env->spe_status); | |
2037 | ||
0ca9d380 | 2038 | return u.l; |
0487d6a8 JM |
2039 | } |
2040 | ||
1c97856d | 2041 | static always_inline int32_t efsctsi (uint32_t val) |
0487d6a8 | 2042 | { |
0ca9d380 | 2043 | CPU_FloatU u; |
0487d6a8 | 2044 | |
0ca9d380 | 2045 | u.l = val; |
0487d6a8 | 2046 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2047 | if (unlikely(float32_is_nan(u.f))) |
0487d6a8 JM |
2048 | return 0; |
2049 | ||
2050 | return float32_to_int32(u.f, &env->spe_status); | |
2051 | } | |
2052 | ||
1c97856d | 2053 | static always_inline uint32_t efsctui (uint32_t val) |
0487d6a8 | 2054 | { |
0ca9d380 | 2055 | CPU_FloatU u; |
0487d6a8 | 2056 | |
0ca9d380 | 2057 | u.l = val; |
0487d6a8 | 2058 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2059 | if (unlikely(float32_is_nan(u.f))) |
0487d6a8 JM |
2060 | return 0; |
2061 | ||
2062 | return float32_to_uint32(u.f, &env->spe_status); | |
2063 | } | |
2064 | ||
1c97856d | 2065 | static always_inline uint32_t efsctsiz (uint32_t val) |
0487d6a8 | 2066 | { |
0ca9d380 | 2067 | CPU_FloatU u; |
0487d6a8 | 2068 | |
0ca9d380 | 2069 | u.l = val; |
0487d6a8 | 2070 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2071 | if (unlikely(float32_is_nan(u.f))) |
0487d6a8 JM |
2072 | return 0; |
2073 | ||
2074 | return float32_to_int32_round_to_zero(u.f, &env->spe_status); | |
2075 | } | |
2076 | ||
1c97856d | 2077 | static always_inline uint32_t efsctuiz (uint32_t val) |
0487d6a8 | 2078 | { |
0ca9d380 | 2079 | CPU_FloatU u; |
0487d6a8 | 2080 | |
0ca9d380 | 2081 | u.l = val; |
0487d6a8 | 2082 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2083 | if (unlikely(float32_is_nan(u.f))) |
0487d6a8 JM |
2084 | return 0; |
2085 | ||
2086 | return float32_to_uint32_round_to_zero(u.f, &env->spe_status); | |
2087 | } | |
2088 | ||
1c97856d | 2089 | static always_inline uint32_t efscfsf (uint32_t val) |
0487d6a8 | 2090 | { |
0ca9d380 | 2091 | CPU_FloatU u; |
0487d6a8 JM |
2092 | float32 tmp; |
2093 | ||
2094 | u.f = int32_to_float32(val, &env->spe_status); | |
2095 | tmp = int64_to_float32(1ULL << 32, &env->spe_status); | |
2096 | u.f = float32_div(u.f, tmp, &env->spe_status); | |
2097 | ||
0ca9d380 | 2098 | return u.l; |
0487d6a8 JM |
2099 | } |
2100 | ||
1c97856d | 2101 | static always_inline uint32_t efscfuf (uint32_t val) |
0487d6a8 | 2102 | { |
0ca9d380 | 2103 | CPU_FloatU u; |
0487d6a8 JM |
2104 | float32 tmp; |
2105 | ||
2106 | u.f = uint32_to_float32(val, &env->spe_status); | |
2107 | tmp = uint64_to_float32(1ULL << 32, &env->spe_status); | |
2108 | u.f = float32_div(u.f, tmp, &env->spe_status); | |
2109 | ||
0ca9d380 | 2110 | return u.l; |
0487d6a8 JM |
2111 | } |
2112 | ||
1c97856d | 2113 | static always_inline uint32_t efsctsf (uint32_t val) |
0487d6a8 | 2114 | { |
0ca9d380 | 2115 | CPU_FloatU u; |
0487d6a8 JM |
2116 | float32 tmp; |
2117 | ||
0ca9d380 | 2118 | u.l = val; |
0487d6a8 | 2119 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2120 | if (unlikely(float32_is_nan(u.f))) |
0487d6a8 JM |
2121 | return 0; |
2122 | tmp = uint64_to_float32(1ULL << 32, &env->spe_status); | |
2123 | u.f = float32_mul(u.f, tmp, &env->spe_status); | |
2124 | ||
2125 | return float32_to_int32(u.f, &env->spe_status); | |
2126 | } | |
2127 | ||
1c97856d | 2128 | static always_inline uint32_t efsctuf (uint32_t val) |
0487d6a8 | 2129 | { |
0ca9d380 | 2130 | CPU_FloatU u; |
0487d6a8 JM |
2131 | float32 tmp; |
2132 | ||
0ca9d380 | 2133 | u.l = val; |
0487d6a8 | 2134 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2135 | if (unlikely(float32_is_nan(u.f))) |
0487d6a8 JM |
2136 | return 0; |
2137 | tmp = uint64_to_float32(1ULL << 32, &env->spe_status); | |
2138 | u.f = float32_mul(u.f, tmp, &env->spe_status); | |
2139 | ||
2140 | return float32_to_uint32(u.f, &env->spe_status); | |
2141 | } | |
2142 | ||
1c97856d AJ |
2143 | #define HELPER_SPE_SINGLE_CONV(name) \ |
2144 | uint32_t helper_e##name (uint32_t val) \ | |
2145 | { \ | |
2146 | return e##name(val); \ | |
2147 | } | |
2148 | /* efscfsi */ | |
2149 | HELPER_SPE_SINGLE_CONV(fscfsi); | |
2150 | /* efscfui */ | |
2151 | HELPER_SPE_SINGLE_CONV(fscfui); | |
2152 | /* efscfuf */ | |
2153 | HELPER_SPE_SINGLE_CONV(fscfuf); | |
2154 | /* efscfsf */ | |
2155 | HELPER_SPE_SINGLE_CONV(fscfsf); | |
2156 | /* efsctsi */ | |
2157 | HELPER_SPE_SINGLE_CONV(fsctsi); | |
2158 | /* efsctui */ | |
2159 | HELPER_SPE_SINGLE_CONV(fsctui); | |
2160 | /* efsctsiz */ | |
2161 | HELPER_SPE_SINGLE_CONV(fsctsiz); | |
2162 | /* efsctuiz */ | |
2163 | HELPER_SPE_SINGLE_CONV(fsctuiz); | |
2164 | /* efsctsf */ | |
2165 | HELPER_SPE_SINGLE_CONV(fsctsf); | |
2166 | /* efsctuf */ | |
2167 | HELPER_SPE_SINGLE_CONV(fsctuf); | |
2168 | ||
2169 | #define HELPER_SPE_VECTOR_CONV(name) \ | |
2170 | uint64_t helper_ev##name (uint64_t val) \ | |
2171 | { \ | |
2172 | return ((uint64_t)e##name(val >> 32) << 32) | \ | |
2173 | (uint64_t)e##name(val); \ | |
0487d6a8 | 2174 | } |
1c97856d AJ |
2175 | /* evfscfsi */ |
2176 | HELPER_SPE_VECTOR_CONV(fscfsi); | |
2177 | /* evfscfui */ | |
2178 | HELPER_SPE_VECTOR_CONV(fscfui); | |
2179 | /* evfscfuf */ | |
2180 | HELPER_SPE_VECTOR_CONV(fscfuf); | |
2181 | /* evfscfsf */ | |
2182 | HELPER_SPE_VECTOR_CONV(fscfsf); | |
2183 | /* evfsctsi */ | |
2184 | HELPER_SPE_VECTOR_CONV(fsctsi); | |
2185 | /* evfsctui */ | |
2186 | HELPER_SPE_VECTOR_CONV(fsctui); | |
2187 | /* evfsctsiz */ | |
2188 | HELPER_SPE_VECTOR_CONV(fsctsiz); | |
2189 | /* evfsctuiz */ | |
2190 | HELPER_SPE_VECTOR_CONV(fsctuiz); | |
2191 | /* evfsctsf */ | |
2192 | HELPER_SPE_VECTOR_CONV(fsctsf); | |
2193 | /* evfsctuf */ | |
2194 | HELPER_SPE_VECTOR_CONV(fsctuf); | |
0487d6a8 | 2195 | |
1c97856d AJ |
2196 | /* Single-precision floating-point arithmetic */ |
2197 | static always_inline uint32_t efsadd (uint32_t op1, uint32_t op2) | |
0487d6a8 | 2198 | { |
1c97856d AJ |
2199 | CPU_FloatU u1, u2; |
2200 | u1.l = op1; | |
2201 | u2.l = op2; | |
2202 | u1.f = float32_add(u1.f, u2.f, &env->spe_status); | |
2203 | return u1.l; | |
0487d6a8 JM |
2204 | } |
2205 | ||
1c97856d | 2206 | static always_inline uint32_t efssub (uint32_t op1, uint32_t op2) |
0487d6a8 | 2207 | { |
1c97856d AJ |
2208 | CPU_FloatU u1, u2; |
2209 | u1.l = op1; | |
2210 | u2.l = op2; | |
2211 | u1.f = float32_sub(u1.f, u2.f, &env->spe_status); | |
2212 | return u1.l; | |
0487d6a8 JM |
2213 | } |
2214 | ||
1c97856d | 2215 | static always_inline uint32_t efsmul (uint32_t op1, uint32_t op2) |
0487d6a8 | 2216 | { |
1c97856d AJ |
2217 | CPU_FloatU u1, u2; |
2218 | u1.l = op1; | |
2219 | u2.l = op2; | |
2220 | u1.f = float32_mul(u1.f, u2.f, &env->spe_status); | |
2221 | return u1.l; | |
0487d6a8 JM |
2222 | } |
2223 | ||
1c97856d | 2224 | static always_inline uint32_t efsdiv (uint32_t op1, uint32_t op2) |
0487d6a8 | 2225 | { |
1c97856d AJ |
2226 | CPU_FloatU u1, u2; |
2227 | u1.l = op1; | |
2228 | u2.l = op2; | |
2229 | u1.f = float32_div(u1.f, u2.f, &env->spe_status); | |
2230 | return u1.l; | |
0487d6a8 JM |
2231 | } |
2232 | ||
1c97856d AJ |
2233 | #define HELPER_SPE_SINGLE_ARITH(name) \ |
2234 | uint32_t helper_e##name (uint32_t op1, uint32_t op2) \ | |
2235 | { \ | |
2236 | return e##name(op1, op2); \ | |
2237 | } | |
2238 | /* efsadd */ | |
2239 | HELPER_SPE_SINGLE_ARITH(fsadd); | |
2240 | /* efssub */ | |
2241 | HELPER_SPE_SINGLE_ARITH(fssub); | |
2242 | /* efsmul */ | |
2243 | HELPER_SPE_SINGLE_ARITH(fsmul); | |
2244 | /* efsdiv */ | |
2245 | HELPER_SPE_SINGLE_ARITH(fsdiv); | |
2246 | ||
2247 | #define HELPER_SPE_VECTOR_ARITH(name) \ | |
2248 | uint64_t helper_ev##name (uint64_t op1, uint64_t op2) \ | |
2249 | { \ | |
2250 | return ((uint64_t)e##name(op1 >> 32, op2 >> 32) << 32) | \ | |
2251 | (uint64_t)e##name(op1, op2); \ | |
2252 | } | |
2253 | /* evfsadd */ | |
2254 | HELPER_SPE_VECTOR_ARITH(fsadd); | |
2255 | /* evfssub */ | |
2256 | HELPER_SPE_VECTOR_ARITH(fssub); | |
2257 | /* evfsmul */ | |
2258 | HELPER_SPE_VECTOR_ARITH(fsmul); | |
2259 | /* evfsdiv */ | |
2260 | HELPER_SPE_VECTOR_ARITH(fsdiv); | |
2261 | ||
2262 | /* Single-precision floating-point comparisons */ | |
2263 | static always_inline uint32_t efststlt (uint32_t op1, uint32_t op2) | |
0487d6a8 | 2264 | { |
1c97856d AJ |
2265 | CPU_FloatU u1, u2; |
2266 | u1.l = op1; | |
2267 | u2.l = op2; | |
2268 | return float32_lt(u1.f, u2.f, &env->spe_status) ? 4 : 0; | |
0487d6a8 JM |
2269 | } |
2270 | ||
1c97856d | 2271 | static always_inline uint32_t efststgt (uint32_t op1, uint32_t op2) |
0487d6a8 | 2272 | { |
1c97856d AJ |
2273 | CPU_FloatU u1, u2; |
2274 | u1.l = op1; | |
2275 | u2.l = op2; | |
2276 | return float32_le(u1.f, u2.f, &env->spe_status) ? 0 : 4; | |
0487d6a8 JM |
2277 | } |
2278 | ||
1c97856d | 2279 | static always_inline uint32_t efststeq (uint32_t op1, uint32_t op2) |
0487d6a8 | 2280 | { |
1c97856d AJ |
2281 | CPU_FloatU u1, u2; |
2282 | u1.l = op1; | |
2283 | u2.l = op2; | |
2284 | return float32_eq(u1.f, u2.f, &env->spe_status) ? 4 : 0; | |
0487d6a8 JM |
2285 | } |
2286 | ||
1c97856d | 2287 | static always_inline uint32_t efscmplt (uint32_t op1, uint32_t op2) |
0487d6a8 JM |
2288 | { |
2289 | /* XXX: TODO: test special values (NaN, infinites, ...) */ | |
1c97856d | 2290 | return efststlt(op1, op2); |
0487d6a8 JM |
2291 | } |
2292 | ||
1c97856d | 2293 | static always_inline uint32_t efscmpgt (uint32_t op1, uint32_t op2) |
0487d6a8 JM |
2294 | { |
2295 | /* XXX: TODO: test special values (NaN, infinites, ...) */ | |
1c97856d | 2296 | return efststgt(op1, op2); |
0487d6a8 JM |
2297 | } |
2298 | ||
1c97856d | 2299 | static always_inline uint32_t efscmpeq (uint32_t op1, uint32_t op2) |
0487d6a8 JM |
2300 | { |
2301 | /* XXX: TODO: test special values (NaN, infinites, ...) */ | |
1c97856d | 2302 | return efststeq(op1, op2); |
0487d6a8 JM |
2303 | } |
2304 | ||
1c97856d AJ |
2305 | #define HELPER_SINGLE_SPE_CMP(name) \ |
2306 | uint32_t helper_e##name (uint32_t op1, uint32_t op2) \ | |
2307 | { \ | |
2308 | return e##name(op1, op2) << 2; \ | |
2309 | } | |
2310 | /* efststlt */ | |
2311 | HELPER_SINGLE_SPE_CMP(fststlt); | |
2312 | /* efststgt */ | |
2313 | HELPER_SINGLE_SPE_CMP(fststgt); | |
2314 | /* efststeq */ | |
2315 | HELPER_SINGLE_SPE_CMP(fststeq); | |
2316 | /* efscmplt */ | |
2317 | HELPER_SINGLE_SPE_CMP(fscmplt); | |
2318 | /* efscmpgt */ | |
2319 | HELPER_SINGLE_SPE_CMP(fscmpgt); | |
2320 | /* efscmpeq */ | |
2321 | HELPER_SINGLE_SPE_CMP(fscmpeq); | |
2322 | ||
2323 | static always_inline uint32_t evcmp_merge (int t0, int t1) | |
0487d6a8 | 2324 | { |
1c97856d | 2325 | return (t0 << 3) | (t1 << 2) | ((t0 | t1) << 1) | (t0 & t1); |
0487d6a8 JM |
2326 | } |
2327 | ||
1c97856d AJ |
2328 | #define HELPER_VECTOR_SPE_CMP(name) \ |
2329 | uint32_t helper_ev##name (uint64_t op1, uint64_t op2) \ | |
2330 | { \ | |
2331 | return evcmp_merge(e##name(op1 >> 32, op2 >> 32), e##name(op1, op2)); \ | |
0487d6a8 | 2332 | } |
1c97856d AJ |
2333 | /* evfststlt */ |
2334 | HELPER_VECTOR_SPE_CMP(fststlt); | |
2335 | /* evfststgt */ | |
2336 | HELPER_VECTOR_SPE_CMP(fststgt); | |
2337 | /* evfststeq */ | |
2338 | HELPER_VECTOR_SPE_CMP(fststeq); | |
2339 | /* evfscmplt */ | |
2340 | HELPER_VECTOR_SPE_CMP(fscmplt); | |
2341 | /* evfscmpgt */ | |
2342 | HELPER_VECTOR_SPE_CMP(fscmpgt); | |
2343 | /* evfscmpeq */ | |
2344 | HELPER_VECTOR_SPE_CMP(fscmpeq); | |
0487d6a8 | 2345 | |
1c97856d AJ |
2346 | /* Double-precision floating-point conversion */ |
2347 | uint64_t helper_efdcfsi (uint32_t val) | |
0487d6a8 | 2348 | { |
1c97856d AJ |
2349 | CPU_DoubleU u; |
2350 | ||
2351 | u.d = int32_to_float64(val, &env->spe_status); | |
2352 | ||
2353 | return u.ll; | |
0487d6a8 JM |
2354 | } |
2355 | ||
1c97856d | 2356 | uint64_t helper_efdcfsid (uint64_t val) |
0487d6a8 | 2357 | { |
0ca9d380 | 2358 | CPU_DoubleU u; |
0487d6a8 | 2359 | |
0ca9d380 | 2360 | u.d = int64_to_float64(val, &env->spe_status); |
0487d6a8 | 2361 | |
0ca9d380 | 2362 | return u.ll; |
0487d6a8 JM |
2363 | } |
2364 | ||
1c97856d AJ |
2365 | uint64_t helper_efdcfui (uint32_t val) |
2366 | { | |
2367 | CPU_DoubleU u; | |
2368 | ||
2369 | u.d = uint32_to_float64(val, &env->spe_status); | |
2370 | ||
2371 | return u.ll; | |
2372 | } | |
2373 | ||
2374 | uint64_t helper_efdcfuid (uint64_t val) | |
0487d6a8 | 2375 | { |
0ca9d380 | 2376 | CPU_DoubleU u; |
0487d6a8 | 2377 | |
0ca9d380 | 2378 | u.d = uint64_to_float64(val, &env->spe_status); |
0487d6a8 | 2379 | |
0ca9d380 | 2380 | return u.ll; |
0487d6a8 JM |
2381 | } |
2382 | ||
1c97856d | 2383 | uint32_t helper_efdctsi (uint64_t val) |
0487d6a8 | 2384 | { |
0ca9d380 | 2385 | CPU_DoubleU u; |
0487d6a8 | 2386 | |
0ca9d380 | 2387 | u.ll = val; |
0487d6a8 | 2388 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2389 | if (unlikely(float64_is_nan(u.d))) |
0487d6a8 JM |
2390 | return 0; |
2391 | ||
1c97856d | 2392 | return float64_to_int32(u.d, &env->spe_status); |
0487d6a8 JM |
2393 | } |
2394 | ||
1c97856d | 2395 | uint32_t helper_efdctui (uint64_t val) |
0487d6a8 | 2396 | { |
0ca9d380 | 2397 | CPU_DoubleU u; |
0487d6a8 | 2398 | |
0ca9d380 | 2399 | u.ll = val; |
0487d6a8 | 2400 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2401 | if (unlikely(float64_is_nan(u.d))) |
0487d6a8 JM |
2402 | return 0; |
2403 | ||
1c97856d | 2404 | return float64_to_uint32(u.d, &env->spe_status); |
0487d6a8 JM |
2405 | } |
2406 | ||
1c97856d | 2407 | uint32_t helper_efdctsiz (uint64_t val) |
0487d6a8 | 2408 | { |
0ca9d380 | 2409 | CPU_DoubleU u; |
0487d6a8 | 2410 | |
0ca9d380 | 2411 | u.ll = val; |
0487d6a8 | 2412 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2413 | if (unlikely(float64_is_nan(u.d))) |
0487d6a8 JM |
2414 | return 0; |
2415 | ||
1c97856d | 2416 | return float64_to_int32_round_to_zero(u.d, &env->spe_status); |
0487d6a8 JM |
2417 | } |
2418 | ||
1c97856d | 2419 | uint64_t helper_efdctsidz (uint64_t val) |
0487d6a8 | 2420 | { |
0ca9d380 | 2421 | CPU_DoubleU u; |
0487d6a8 | 2422 | |
0ca9d380 | 2423 | u.ll = val; |
0487d6a8 | 2424 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2425 | if (unlikely(float64_is_nan(u.d))) |
0487d6a8 JM |
2426 | return 0; |
2427 | ||
1c97856d | 2428 | return float64_to_int64_round_to_zero(u.d, &env->spe_status); |
0487d6a8 JM |
2429 | } |
2430 | ||
1c97856d | 2431 | uint32_t helper_efdctuiz (uint64_t val) |
0487d6a8 | 2432 | { |
1c97856d | 2433 | CPU_DoubleU u; |
0487d6a8 | 2434 | |
1c97856d AJ |
2435 | u.ll = val; |
2436 | /* NaN are not treated the same way IEEE 754 does */ | |
a44d2ce1 | 2437 | if (unlikely(float64_is_nan(u.d))) |
1c97856d | 2438 | return 0; |
0487d6a8 | 2439 | |
1c97856d | 2440 | return float64_to_uint32_round_to_zero(u.d, &env->spe_status); |
0487d6a8 JM |
2441 | } |
2442 | ||
1c97856d | 2443 | uint64_t helper_efdctuidz (uint64_t val) |
0487d6a8 | 2444 | { |
1c97856d | 2445 | CPU_DoubleU u; |
0487d6a8 | 2446 | |
1c97856d AJ |
2447 | u.ll = val; |
2448 | /* NaN are not treated the same way IEEE 754 does */ | |
a44d2ce1 | 2449 | if (unlikely(float64_is_nan(u.d))) |
1c97856d | 2450 | return 0; |
0487d6a8 | 2451 | |
1c97856d | 2452 | return float64_to_uint64_round_to_zero(u.d, &env->spe_status); |
0487d6a8 JM |
2453 | } |
2454 | ||
1c97856d | 2455 | uint64_t helper_efdcfsf (uint32_t val) |
0487d6a8 | 2456 | { |
0ca9d380 | 2457 | CPU_DoubleU u; |
0487d6a8 JM |
2458 | float64 tmp; |
2459 | ||
0ca9d380 | 2460 | u.d = int32_to_float64(val, &env->spe_status); |
0487d6a8 | 2461 | tmp = int64_to_float64(1ULL << 32, &env->spe_status); |
0ca9d380 | 2462 | u.d = float64_div(u.d, tmp, &env->spe_status); |
0487d6a8 | 2463 | |
0ca9d380 | 2464 | return u.ll; |
0487d6a8 JM |
2465 | } |
2466 | ||
1c97856d | 2467 | uint64_t helper_efdcfuf (uint32_t val) |
0487d6a8 | 2468 | { |
0ca9d380 | 2469 | CPU_DoubleU u; |
0487d6a8 JM |
2470 | float64 tmp; |
2471 | ||
0ca9d380 | 2472 | u.d = uint32_to_float64(val, &env->spe_status); |
0487d6a8 | 2473 | tmp = int64_to_float64(1ULL << 32, &env->spe_status); |
0ca9d380 | 2474 | u.d = float64_div(u.d, tmp, &env->spe_status); |
0487d6a8 | 2475 | |
0ca9d380 | 2476 | return u.ll; |
0487d6a8 JM |
2477 | } |
2478 | ||
1c97856d | 2479 | uint32_t helper_efdctsf (uint64_t val) |
0487d6a8 | 2480 | { |
0ca9d380 | 2481 | CPU_DoubleU u; |
0487d6a8 JM |
2482 | float64 tmp; |
2483 | ||
0ca9d380 | 2484 | u.ll = val; |
0487d6a8 | 2485 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2486 | if (unlikely(float64_is_nan(u.d))) |
0487d6a8 JM |
2487 | return 0; |
2488 | tmp = uint64_to_float64(1ULL << 32, &env->spe_status); | |
0ca9d380 | 2489 | u.d = float64_mul(u.d, tmp, &env->spe_status); |
0487d6a8 | 2490 | |
0ca9d380 | 2491 | return float64_to_int32(u.d, &env->spe_status); |
0487d6a8 JM |
2492 | } |
2493 | ||
1c97856d | 2494 | uint32_t helper_efdctuf (uint64_t val) |
0487d6a8 | 2495 | { |
0ca9d380 | 2496 | CPU_DoubleU u; |
0487d6a8 JM |
2497 | float64 tmp; |
2498 | ||
0ca9d380 | 2499 | u.ll = val; |
0487d6a8 | 2500 | /* NaN are not treated the same way IEEE 754 does */ |
a44d2ce1 | 2501 | if (unlikely(float64_is_nan(u.d))) |
0487d6a8 JM |
2502 | return 0; |
2503 | tmp = uint64_to_float64(1ULL << 32, &env->spe_status); | |
0ca9d380 | 2504 | u.d = float64_mul(u.d, tmp, &env->spe_status); |
0487d6a8 | 2505 | |
0ca9d380 | 2506 | return float64_to_uint32(u.d, &env->spe_status); |
0487d6a8 JM |
2507 | } |
2508 | ||
1c97856d | 2509 | uint32_t helper_efscfd (uint64_t val) |
0487d6a8 | 2510 | { |
0ca9d380 AJ |
2511 | CPU_DoubleU u1; |
2512 | CPU_FloatU u2; | |
0487d6a8 | 2513 | |
0ca9d380 AJ |
2514 | u1.ll = val; |
2515 | u2.f = float64_to_float32(u1.d, &env->spe_status); | |
0487d6a8 | 2516 | |
0ca9d380 | 2517 | return u2.l; |
0487d6a8 JM |
2518 | } |
2519 | ||
1c97856d | 2520 | uint64_t helper_efdcfs (uint32_t val) |
0487d6a8 | 2521 | { |
0ca9d380 AJ |
2522 | CPU_DoubleU u2; |
2523 | CPU_FloatU u1; | |
0487d6a8 | 2524 | |
0ca9d380 AJ |
2525 | u1.l = val; |
2526 | u2.d = float32_to_float64(u1.f, &env->spe_status); | |
0487d6a8 | 2527 | |
0ca9d380 | 2528 | return u2.ll; |
0487d6a8 JM |
2529 | } |
2530 | ||
1c97856d AJ |
2531 | /* Double precision fixed-point arithmetic */ |
2532 | uint64_t helper_efdadd (uint64_t op1, uint64_t op2) | |
0487d6a8 | 2533 | { |
1c97856d AJ |
2534 | CPU_DoubleU u1, u2; |
2535 | u1.ll = op1; | |
2536 | u2.ll = op2; | |
2537 | u1.d = float64_add(u1.d, u2.d, &env->spe_status); | |
2538 | return u1.ll; | |
0487d6a8 JM |
2539 | } |
2540 | ||
1c97856d | 2541 | uint64_t helper_efdsub (uint64_t op1, uint64_t op2) |
0487d6a8 | 2542 | { |
1c97856d AJ |
2543 | CPU_DoubleU u1, u2; |
2544 | u1.ll = op1; | |
2545 | u2.ll = op2; | |
2546 | u1.d = float64_sub(u1.d, u2.d, &env->spe_status); | |
2547 | return u1.ll; | |
0487d6a8 JM |
2548 | } |
2549 | ||
1c97856d | 2550 | uint64_t helper_efdmul (uint64_t op1, uint64_t op2) |
0487d6a8 | 2551 | { |
1c97856d AJ |
2552 | CPU_DoubleU u1, u2; |
2553 | u1.ll = op1; | |
2554 | u2.ll = op2; | |
2555 | u1.d = float64_mul(u1.d, u2.d, &env->spe_status); | |
2556 | return u1.ll; | |
0487d6a8 JM |
2557 | } |
2558 | ||
1c97856d | 2559 | uint64_t helper_efddiv (uint64_t op1, uint64_t op2) |
0487d6a8 | 2560 | { |
1c97856d AJ |
2561 | CPU_DoubleU u1, u2; |
2562 | u1.ll = op1; | |
2563 | u2.ll = op2; | |
2564 | u1.d = float64_div(u1.d, u2.d, &env->spe_status); | |
2565 | return u1.ll; | |
0487d6a8 JM |
2566 | } |
2567 | ||
1c97856d AJ |
2568 | /* Double precision floating point helpers */ |
2569 | uint32_t helper_efdtstlt (uint64_t op1, uint64_t op2) | |
0487d6a8 | 2570 | { |
1c97856d AJ |
2571 | CPU_DoubleU u1, u2; |
2572 | u1.ll = op1; | |
2573 | u2.ll = op2; | |
2574 | return float64_lt(u1.d, u2.d, &env->spe_status) ? 4 : 0; | |
0487d6a8 JM |
2575 | } |
2576 | ||
1c97856d | 2577 | uint32_t helper_efdtstgt (uint64_t op1, uint64_t op2) |
0487d6a8 | 2578 | { |
1c97856d AJ |
2579 | CPU_DoubleU u1, u2; |
2580 | u1.ll = op1; | |
2581 | u2.ll = op2; | |
2582 | return float64_le(u1.d, u2.d, &env->spe_status) ? 0 : 4; | |
0487d6a8 JM |
2583 | } |
2584 | ||
1c97856d | 2585 | uint32_t helper_efdtsteq (uint64_t op1, uint64_t op2) |
0487d6a8 | 2586 | { |
1c97856d AJ |
2587 | CPU_DoubleU u1, u2; |
2588 | u1.ll = op1; | |
2589 | u2.ll = op2; | |
2590 | return float64_eq(u1.d, u2.d, &env->spe_status) ? 4 : 0; | |
0487d6a8 JM |
2591 | } |
2592 | ||
1c97856d | 2593 | uint32_t helper_efdcmplt (uint64_t op1, uint64_t op2) |
0487d6a8 | 2594 | { |
1c97856d AJ |
2595 | /* XXX: TODO: test special values (NaN, infinites, ...) */ |
2596 | return helper_efdtstlt(op1, op2); | |
0487d6a8 JM |
2597 | } |
2598 | ||
1c97856d AJ |
2599 | uint32_t helper_efdcmpgt (uint64_t op1, uint64_t op2) |
2600 | { | |
2601 | /* XXX: TODO: test special values (NaN, infinites, ...) */ | |
2602 | return helper_efdtstgt(op1, op2); | |
2603 | } | |
0487d6a8 | 2604 | |
1c97856d AJ |
2605 | uint32_t helper_efdcmpeq (uint64_t op1, uint64_t op2) |
2606 | { | |
2607 | /* XXX: TODO: test special values (NaN, infinites, ...) */ | |
2608 | return helper_efdtsteq(op1, op2); | |
2609 | } | |
0487d6a8 | 2610 | |
fdabc366 FB |
2611 | /*****************************************************************************/ |
2612 | /* Softmmu support */ | |
2613 | #if !defined (CONFIG_USER_ONLY) | |
2614 | ||
2615 | #define MMUSUFFIX _mmu | |
fdabc366 FB |
2616 | |
2617 | #define SHIFT 0 | |
2618 | #include "softmmu_template.h" | |
2619 | ||
2620 | #define SHIFT 1 | |
2621 | #include "softmmu_template.h" | |
2622 | ||
2623 | #define SHIFT 2 | |
2624 | #include "softmmu_template.h" | |
2625 | ||
2626 | #define SHIFT 3 | |
2627 | #include "softmmu_template.h" | |
2628 | ||
2629 | /* try to fill the TLB and return an exception if error. If retaddr is | |
2630 | NULL, it means that the function was called in C code (i.e. not | |
2631 | from generated code or from helper.c) */ | |
2632 | /* XXX: fix it to restore all registers */ | |
6ebbf390 | 2633 | void tlb_fill (target_ulong addr, int is_write, int mmu_idx, void *retaddr) |
fdabc366 FB |
2634 | { |
2635 | TranslationBlock *tb; | |
2636 | CPUState *saved_env; | |
44f8625d | 2637 | unsigned long pc; |
fdabc366 FB |
2638 | int ret; |
2639 | ||
2640 | /* XXX: hack to restore env in all cases, even if not called from | |
2641 | generated code */ | |
2642 | saved_env = env; | |
2643 | env = cpu_single_env; | |
6ebbf390 | 2644 | ret = cpu_ppc_handle_mmu_fault(env, addr, is_write, mmu_idx, 1); |
76a66253 | 2645 | if (unlikely(ret != 0)) { |
fdabc366 FB |
2646 | if (likely(retaddr)) { |
2647 | /* now we have a real cpu fault */ | |
44f8625d | 2648 | pc = (unsigned long)retaddr; |
fdabc366 FB |
2649 | tb = tb_find_pc(pc); |
2650 | if (likely(tb)) { | |
2651 | /* the PC is inside the translated code. It means that we have | |
2652 | a virtual CPU fault */ | |
2653 | cpu_restore_state(tb, env, pc, NULL); | |
76a66253 | 2654 | } |
fdabc366 | 2655 | } |
e06fcd75 | 2656 | helper_raise_exception_err(env->exception_index, env->error_code); |
fdabc366 FB |
2657 | } |
2658 | env = saved_env; | |
9a64fbe4 FB |
2659 | } |
2660 | ||
74d37793 AJ |
2661 | /* Segment registers load and store */ |
2662 | target_ulong helper_load_sr (target_ulong sr_num) | |
2663 | { | |
2664 | return env->sr[sr_num]; | |
2665 | } | |
2666 | ||
2667 | void helper_store_sr (target_ulong sr_num, target_ulong val) | |
2668 | { | |
45d827d2 | 2669 | ppc_store_sr(env, sr_num, val); |
74d37793 AJ |
2670 | } |
2671 | ||
2672 | /* SLB management */ | |
2673 | #if defined(TARGET_PPC64) | |
2674 | target_ulong helper_load_slb (target_ulong slb_nr) | |
2675 | { | |
2676 | return ppc_load_slb(env, slb_nr); | |
2677 | } | |
2678 | ||
2679 | void helper_store_slb (target_ulong slb_nr, target_ulong rs) | |
2680 | { | |
2681 | ppc_store_slb(env, slb_nr, rs); | |
2682 | } | |
2683 | ||
2684 | void helper_slbia (void) | |
2685 | { | |
2686 | ppc_slb_invalidate_all(env); | |
2687 | } | |
2688 | ||
2689 | void helper_slbie (target_ulong addr) | |
2690 | { | |
2691 | ppc_slb_invalidate_one(env, addr); | |
2692 | } | |
2693 | ||
2694 | #endif /* defined(TARGET_PPC64) */ | |
2695 | ||
2696 | /* TLB management */ | |
2697 | void helper_tlbia (void) | |
2698 | { | |
2699 | ppc_tlb_invalidate_all(env); | |
2700 | } | |
2701 | ||
2702 | void helper_tlbie (target_ulong addr) | |
2703 | { | |
2704 | ppc_tlb_invalidate_one(env, addr); | |
2705 | } | |
2706 | ||
76a66253 JM |
2707 | /* Software driven TLBs management */ |
2708 | /* PowerPC 602/603 software TLB load instructions helpers */ | |
74d37793 | 2709 | static void do_6xx_tlb (target_ulong new_EPN, int is_code) |
76a66253 JM |
2710 | { |
2711 | target_ulong RPN, CMP, EPN; | |
2712 | int way; | |
d9bce9d9 | 2713 | |
76a66253 JM |
2714 | RPN = env->spr[SPR_RPA]; |
2715 | if (is_code) { | |
2716 | CMP = env->spr[SPR_ICMP]; | |
2717 | EPN = env->spr[SPR_IMISS]; | |
2718 | } else { | |
2719 | CMP = env->spr[SPR_DCMP]; | |
2720 | EPN = env->spr[SPR_DMISS]; | |
2721 | } | |
2722 | way = (env->spr[SPR_SRR1] >> 17) & 1; | |
2723 | #if defined (DEBUG_SOFTWARE_TLB) | |
2724 | if (loglevel != 0) { | |
0e69805a | 2725 | fprintf(logfile, "%s: EPN " ADDRX " " ADDRX " PTE0 " ADDRX |
6b542af7 | 2726 | " PTE1 " ADDRX " way %d\n", |
0e69805a | 2727 | __func__, new_EPN, EPN, CMP, RPN, way); |
76a66253 JM |
2728 | } |
2729 | #endif | |
2730 | /* Store this TLB */ | |
0f3955e2 | 2731 | ppc6xx_tlb_store(env, (uint32_t)(new_EPN & TARGET_PAGE_MASK), |
d9bce9d9 | 2732 | way, is_code, CMP, RPN); |
76a66253 JM |
2733 | } |
2734 | ||
74d37793 | 2735 | void helper_6xx_tlbd (target_ulong EPN) |
0f3955e2 | 2736 | { |
74d37793 | 2737 | do_6xx_tlb(EPN, 0); |
0f3955e2 AJ |
2738 | } |
2739 | ||
74d37793 | 2740 | void helper_6xx_tlbi (target_ulong EPN) |
0f3955e2 | 2741 | { |
74d37793 | 2742 | do_6xx_tlb(EPN, 1); |
0f3955e2 AJ |
2743 | } |
2744 | ||
2745 | /* PowerPC 74xx software TLB load instructions helpers */ | |
74d37793 | 2746 | static void do_74xx_tlb (target_ulong new_EPN, int is_code) |
7dbe11ac JM |
2747 | { |
2748 | target_ulong RPN, CMP, EPN; | |
2749 | int way; | |
2750 | ||
2751 | RPN = env->spr[SPR_PTELO]; | |
2752 | CMP = env->spr[SPR_PTEHI]; | |
2753 | EPN = env->spr[SPR_TLBMISS] & ~0x3; | |
2754 | way = env->spr[SPR_TLBMISS] & 0x3; | |
2755 | #if defined (DEBUG_SOFTWARE_TLB) | |
2756 | if (loglevel != 0) { | |
0e69805a | 2757 | fprintf(logfile, "%s: EPN " ADDRX " " ADDRX " PTE0 " ADDRX |
6b542af7 | 2758 | " PTE1 " ADDRX " way %d\n", |
0e69805a | 2759 | __func__, new_EPN, EPN, CMP, RPN, way); |
7dbe11ac JM |
2760 | } |
2761 | #endif | |
2762 | /* Store this TLB */ | |
0f3955e2 | 2763 | ppc6xx_tlb_store(env, (uint32_t)(new_EPN & TARGET_PAGE_MASK), |
7dbe11ac JM |
2764 | way, is_code, CMP, RPN); |
2765 | } | |
2766 | ||
74d37793 | 2767 | void helper_74xx_tlbd (target_ulong EPN) |
0f3955e2 | 2768 | { |
74d37793 | 2769 | do_74xx_tlb(EPN, 0); |
0f3955e2 AJ |
2770 | } |
2771 | ||
74d37793 | 2772 | void helper_74xx_tlbi (target_ulong EPN) |
0f3955e2 | 2773 | { |
74d37793 | 2774 | do_74xx_tlb(EPN, 1); |
0f3955e2 AJ |
2775 | } |
2776 | ||
a11b8151 | 2777 | static always_inline target_ulong booke_tlb_to_page_size (int size) |
a8dea12f JM |
2778 | { |
2779 | return 1024 << (2 * size); | |
2780 | } | |
2781 | ||
a11b8151 | 2782 | static always_inline int booke_page_size_to_tlb (target_ulong page_size) |
a8dea12f JM |
2783 | { |
2784 | int size; | |
2785 | ||
2786 | switch (page_size) { | |
2787 | case 0x00000400UL: | |
2788 | size = 0x0; | |
2789 | break; | |
2790 | case 0x00001000UL: | |
2791 | size = 0x1; | |
2792 | break; | |
2793 | case 0x00004000UL: | |
2794 | size = 0x2; | |
2795 | break; | |
2796 | case 0x00010000UL: | |
2797 | size = 0x3; | |
2798 | break; | |
2799 | case 0x00040000UL: | |
2800 | size = 0x4; | |
2801 | break; | |
2802 | case 0x00100000UL: | |
2803 | size = 0x5; | |
2804 | break; | |
2805 | case 0x00400000UL: | |
2806 | size = 0x6; | |
2807 | break; | |
2808 | case 0x01000000UL: | |
2809 | size = 0x7; | |
2810 | break; | |
2811 | case 0x04000000UL: | |
2812 | size = 0x8; | |
2813 | break; | |
2814 | case 0x10000000UL: | |
2815 | size = 0x9; | |
2816 | break; | |
2817 | case 0x40000000UL: | |
2818 | size = 0xA; | |
2819 | break; | |
2820 | #if defined (TARGET_PPC64) | |
2821 | case 0x000100000000ULL: | |
2822 | size = 0xB; | |
2823 | break; | |
2824 | case 0x000400000000ULL: | |
2825 | size = 0xC; | |
2826 | break; | |
2827 | case 0x001000000000ULL: | |
2828 | size = 0xD; | |
2829 | break; | |
2830 | case 0x004000000000ULL: | |
2831 | size = 0xE; | |
2832 | break; | |
2833 | case 0x010000000000ULL: | |
2834 | size = 0xF; | |
2835 | break; | |
2836 | #endif | |
2837 | default: | |
2838 | size = -1; | |
2839 | break; | |
2840 | } | |
2841 | ||
2842 | return size; | |
2843 | } | |
2844 | ||
76a66253 | 2845 | /* Helpers for 4xx TLB management */ |
74d37793 | 2846 | target_ulong helper_4xx_tlbre_lo (target_ulong entry) |
76a66253 | 2847 | { |
a8dea12f | 2848 | ppcemb_tlb_t *tlb; |
74d37793 | 2849 | target_ulong ret; |
a8dea12f | 2850 | int size; |
76a66253 | 2851 | |
74d37793 AJ |
2852 | entry &= 0x3F; |
2853 | tlb = &env->tlb[entry].tlbe; | |
2854 | ret = tlb->EPN; | |
a8dea12f | 2855 | if (tlb->prot & PAGE_VALID) |
74d37793 | 2856 | ret |= 0x400; |
a8dea12f JM |
2857 | size = booke_page_size_to_tlb(tlb->size); |
2858 | if (size < 0 || size > 0x7) | |
2859 | size = 1; | |
74d37793 | 2860 | ret |= size << 7; |
a8dea12f | 2861 | env->spr[SPR_40x_PID] = tlb->PID; |
74d37793 | 2862 | return ret; |
76a66253 JM |
2863 | } |
2864 | ||
74d37793 | 2865 | target_ulong helper_4xx_tlbre_hi (target_ulong entry) |
76a66253 | 2866 | { |
a8dea12f | 2867 | ppcemb_tlb_t *tlb; |
74d37793 | 2868 | target_ulong ret; |
76a66253 | 2869 | |
74d37793 AJ |
2870 | entry &= 0x3F; |
2871 | tlb = &env->tlb[entry].tlbe; | |
2872 | ret = tlb->RPN; | |
a8dea12f | 2873 | if (tlb->prot & PAGE_EXEC) |
74d37793 | 2874 | ret |= 0x200; |
a8dea12f | 2875 | if (tlb->prot & PAGE_WRITE) |
74d37793 AJ |
2876 | ret |= 0x100; |
2877 | return ret; | |
76a66253 JM |
2878 | } |
2879 | ||
74d37793 | 2880 | void helper_4xx_tlbwe_hi (target_ulong entry, target_ulong val) |
76a66253 | 2881 | { |
a8dea12f | 2882 | ppcemb_tlb_t *tlb; |
76a66253 JM |
2883 | target_ulong page, end; |
2884 | ||
c55e9aef | 2885 | #if defined (DEBUG_SOFTWARE_TLB) |
6b80055d | 2886 | if (loglevel != 0) { |
0e69805a | 2887 | fprintf(logfile, "%s entry %d val " ADDRX "\n", __func__, (int)entry, val); |
c55e9aef JM |
2888 | } |
2889 | #endif | |
74d37793 AJ |
2890 | entry &= 0x3F; |
2891 | tlb = &env->tlb[entry].tlbe; | |
76a66253 JM |
2892 | /* Invalidate previous TLB (if it's valid) */ |
2893 | if (tlb->prot & PAGE_VALID) { | |
2894 | end = tlb->EPN + tlb->size; | |
c55e9aef | 2895 | #if defined (DEBUG_SOFTWARE_TLB) |
6b80055d | 2896 | if (loglevel != 0) { |
c55e9aef | 2897 | fprintf(logfile, "%s: invalidate old TLB %d start " ADDRX |
74d37793 | 2898 | " end " ADDRX "\n", __func__, (int)entry, tlb->EPN, end); |
c55e9aef JM |
2899 | } |
2900 | #endif | |
76a66253 JM |
2901 | for (page = tlb->EPN; page < end; page += TARGET_PAGE_SIZE) |
2902 | tlb_flush_page(env, page); | |
2903 | } | |
74d37793 | 2904 | tlb->size = booke_tlb_to_page_size((val >> 7) & 0x7); |
c294fc58 JM |
2905 | /* We cannot handle TLB size < TARGET_PAGE_SIZE. |
2906 | * If this ever occurs, one should use the ppcemb target instead | |
2907 | * of the ppc or ppc64 one | |
2908 | */ | |
74d37793 | 2909 | if ((val & 0x40) && tlb->size < TARGET_PAGE_SIZE) { |
71c8b8fd JM |
2910 | cpu_abort(env, "TLB size " TARGET_FMT_lu " < %u " |
2911 | "are not supported (%d)\n", | |
74d37793 | 2912 | tlb->size, TARGET_PAGE_SIZE, (int)((val >> 7) & 0x7)); |
c294fc58 | 2913 | } |
74d37793 AJ |
2914 | tlb->EPN = val & ~(tlb->size - 1); |
2915 | if (val & 0x40) | |
76a66253 JM |
2916 | tlb->prot |= PAGE_VALID; |
2917 | else | |
2918 | tlb->prot &= ~PAGE_VALID; | |
74d37793 | 2919 | if (val & 0x20) { |
c294fc58 JM |
2920 | /* XXX: TO BE FIXED */ |
2921 | cpu_abort(env, "Little-endian TLB entries are not supported by now\n"); | |
2922 | } | |
c55e9aef | 2923 | tlb->PID = env->spr[SPR_40x_PID]; /* PID */ |
74d37793 | 2924 | tlb->attr = val & 0xFF; |
c55e9aef | 2925 | #if defined (DEBUG_SOFTWARE_TLB) |
c294fc58 JM |
2926 | if (loglevel != 0) { |
2927 | fprintf(logfile, "%s: set up TLB %d RPN " PADDRX " EPN " ADDRX | |
c55e9aef | 2928 | " size " ADDRX " prot %c%c%c%c PID %d\n", __func__, |
0e69805a | 2929 | (int)entry, tlb->RPN, tlb->EPN, tlb->size, |
c55e9aef JM |
2930 | tlb->prot & PAGE_READ ? 'r' : '-', |
2931 | tlb->prot & PAGE_WRITE ? 'w' : '-', | |
2932 | tlb->prot & PAGE_EXEC ? 'x' : '-', | |
2933 | tlb->prot & PAGE_VALID ? 'v' : '-', (int)tlb->PID); | |
2934 | } | |
2935 | #endif | |
76a66253 JM |
2936 | /* Invalidate new TLB (if valid) */ |
2937 | if (tlb->prot & PAGE_VALID) { | |
2938 | end = tlb->EPN + tlb->size; | |
c55e9aef | 2939 | #if defined (DEBUG_SOFTWARE_TLB) |
6b80055d | 2940 | if (loglevel != 0) { |
c55e9aef | 2941 | fprintf(logfile, "%s: invalidate TLB %d start " ADDRX |
0e69805a | 2942 | " end " ADDRX "\n", __func__, (int)entry, tlb->EPN, end); |
c55e9aef JM |
2943 | } |
2944 | #endif | |
76a66253 JM |
2945 | for (page = tlb->EPN; page < end; page += TARGET_PAGE_SIZE) |
2946 | tlb_flush_page(env, page); | |
2947 | } | |
76a66253 JM |
2948 | } |
2949 | ||
74d37793 | 2950 | void helper_4xx_tlbwe_lo (target_ulong entry, target_ulong val) |
76a66253 | 2951 | { |
a8dea12f | 2952 | ppcemb_tlb_t *tlb; |
76a66253 | 2953 | |
c55e9aef | 2954 | #if defined (DEBUG_SOFTWARE_TLB) |
6b80055d | 2955 | if (loglevel != 0) { |
0e69805a | 2956 | fprintf(logfile, "%s entry %i val " ADDRX "\n", __func__, (int)entry, val); |
c55e9aef JM |
2957 | } |
2958 | #endif | |
74d37793 AJ |
2959 | entry &= 0x3F; |
2960 | tlb = &env->tlb[entry].tlbe; | |
2961 | tlb->RPN = val & 0xFFFFFC00; | |
76a66253 | 2962 | tlb->prot = PAGE_READ; |
74d37793 | 2963 | if (val & 0x200) |
76a66253 | 2964 | tlb->prot |= PAGE_EXEC; |
74d37793 | 2965 | if (val & 0x100) |
76a66253 | 2966 | tlb->prot |= PAGE_WRITE; |
c55e9aef | 2967 | #if defined (DEBUG_SOFTWARE_TLB) |
6b80055d JM |
2968 | if (loglevel != 0) { |
2969 | fprintf(logfile, "%s: set up TLB %d RPN " PADDRX " EPN " ADDRX | |
c55e9aef | 2970 | " size " ADDRX " prot %c%c%c%c PID %d\n", __func__, |
74d37793 | 2971 | (int)entry, tlb->RPN, tlb->EPN, tlb->size, |
c55e9aef JM |
2972 | tlb->prot & PAGE_READ ? 'r' : '-', |
2973 | tlb->prot & PAGE_WRITE ? 'w' : '-', | |
2974 | tlb->prot & PAGE_EXEC ? 'x' : '-', | |
2975 | tlb->prot & PAGE_VALID ? 'v' : '-', (int)tlb->PID); | |
2976 | } | |
2977 | #endif | |
76a66253 | 2978 | } |
5eb7995e | 2979 | |
74d37793 AJ |
2980 | target_ulong helper_4xx_tlbsx (target_ulong address) |
2981 | { | |
2982 | return ppcemb_tlb_search(env, address, env->spr[SPR_40x_PID]); | |
2983 | } | |
2984 | ||
a4bb6c3e | 2985 | /* PowerPC 440 TLB management */ |
74d37793 | 2986 | void helper_440_tlbwe (uint32_t word, target_ulong entry, target_ulong value) |
5eb7995e JM |
2987 | { |
2988 | ppcemb_tlb_t *tlb; | |
a4bb6c3e | 2989 | target_ulong EPN, RPN, size; |
5eb7995e JM |
2990 | int do_flush_tlbs; |
2991 | ||
2992 | #if defined (DEBUG_SOFTWARE_TLB) | |
2993 | if (loglevel != 0) { | |
0e69805a AJ |
2994 | fprintf(logfile, "%s word %d entry %d value " ADDRX "\n", |
2995 | __func__, word, (int)entry, value); | |
5eb7995e JM |
2996 | } |
2997 | #endif | |
2998 | do_flush_tlbs = 0; | |
74d37793 AJ |
2999 | entry &= 0x3F; |
3000 | tlb = &env->tlb[entry].tlbe; | |
a4bb6c3e JM |
3001 | switch (word) { |
3002 | default: | |
3003 | /* Just here to please gcc */ | |
3004 | case 0: | |
74d37793 | 3005 | EPN = value & 0xFFFFFC00; |
a4bb6c3e | 3006 | if ((tlb->prot & PAGE_VALID) && EPN != tlb->EPN) |
5eb7995e | 3007 | do_flush_tlbs = 1; |
a4bb6c3e | 3008 | tlb->EPN = EPN; |
74d37793 | 3009 | size = booke_tlb_to_page_size((value >> 4) & 0xF); |
a4bb6c3e JM |
3010 | if ((tlb->prot & PAGE_VALID) && tlb->size < size) |
3011 | do_flush_tlbs = 1; | |
3012 | tlb->size = size; | |
3013 | tlb->attr &= ~0x1; | |
74d37793 AJ |
3014 | tlb->attr |= (value >> 8) & 1; |
3015 | if (value & 0x200) { | |
a4bb6c3e JM |
3016 | tlb->prot |= PAGE_VALID; |
3017 | } else { | |
3018 | if (tlb->prot & PAGE_VALID) { | |
3019 | tlb->prot &= ~PAGE_VALID; | |
3020 | do_flush_tlbs = 1; | |
3021 | } | |
5eb7995e | 3022 | } |
a4bb6c3e JM |
3023 | tlb->PID = env->spr[SPR_440_MMUCR] & 0x000000FF; |
3024 | if (do_flush_tlbs) | |
3025 | tlb_flush(env, 1); | |
3026 | break; | |
3027 | case 1: | |
74d37793 | 3028 | RPN = value & 0xFFFFFC0F; |
a4bb6c3e JM |
3029 | if ((tlb->prot & PAGE_VALID) && tlb->RPN != RPN) |
3030 | tlb_flush(env, 1); | |
3031 | tlb->RPN = RPN; | |
3032 | break; | |
3033 | case 2: | |
74d37793 | 3034 | tlb->attr = (tlb->attr & 0x1) | (value & 0x0000FF00); |
a4bb6c3e | 3035 | tlb->prot = tlb->prot & PAGE_VALID; |
74d37793 | 3036 | if (value & 0x1) |
a4bb6c3e | 3037 | tlb->prot |= PAGE_READ << 4; |
74d37793 | 3038 | if (value & 0x2) |
a4bb6c3e | 3039 | tlb->prot |= PAGE_WRITE << 4; |
74d37793 | 3040 | if (value & 0x4) |
a4bb6c3e | 3041 | tlb->prot |= PAGE_EXEC << 4; |
74d37793 | 3042 | if (value & 0x8) |
a4bb6c3e | 3043 | tlb->prot |= PAGE_READ; |
74d37793 | 3044 | if (value & 0x10) |
a4bb6c3e | 3045 | tlb->prot |= PAGE_WRITE; |
74d37793 | 3046 | if (value & 0x20) |
a4bb6c3e JM |
3047 | tlb->prot |= PAGE_EXEC; |
3048 | break; | |
5eb7995e | 3049 | } |
5eb7995e JM |
3050 | } |
3051 | ||
74d37793 | 3052 | target_ulong helper_440_tlbre (uint32_t word, target_ulong entry) |
5eb7995e JM |
3053 | { |
3054 | ppcemb_tlb_t *tlb; | |
74d37793 | 3055 | target_ulong ret; |
5eb7995e JM |
3056 | int size; |
3057 | ||
74d37793 AJ |
3058 | entry &= 0x3F; |
3059 | tlb = &env->tlb[entry].tlbe; | |
a4bb6c3e JM |
3060 | switch (word) { |
3061 | default: | |
3062 | /* Just here to please gcc */ | |
3063 | case 0: | |
74d37793 | 3064 | ret = tlb->EPN; |
a4bb6c3e JM |
3065 | size = booke_page_size_to_tlb(tlb->size); |
3066 | if (size < 0 || size > 0xF) | |
3067 | size = 1; | |
74d37793 | 3068 | ret |= size << 4; |
a4bb6c3e | 3069 | if (tlb->attr & 0x1) |
74d37793 | 3070 | ret |= 0x100; |
a4bb6c3e | 3071 | if (tlb->prot & PAGE_VALID) |
74d37793 | 3072 | ret |= 0x200; |
a4bb6c3e JM |
3073 | env->spr[SPR_440_MMUCR] &= ~0x000000FF; |
3074 | env->spr[SPR_440_MMUCR] |= tlb->PID; | |
3075 | break; | |
3076 | case 1: | |
74d37793 | 3077 | ret = tlb->RPN; |
a4bb6c3e JM |
3078 | break; |
3079 | case 2: | |
74d37793 | 3080 | ret = tlb->attr & ~0x1; |
a4bb6c3e | 3081 | if (tlb->prot & (PAGE_READ << 4)) |
74d37793 | 3082 | ret |= 0x1; |
a4bb6c3e | 3083 | if (tlb->prot & (PAGE_WRITE << 4)) |
74d37793 | 3084 | ret |= 0x2; |
a4bb6c3e | 3085 | if (tlb->prot & (PAGE_EXEC << 4)) |
74d37793 | 3086 | ret |= 0x4; |
a4bb6c3e | 3087 | if (tlb->prot & PAGE_READ) |
74d37793 | 3088 | ret |= 0x8; |
a4bb6c3e | 3089 | if (tlb->prot & PAGE_WRITE) |
74d37793 | 3090 | ret |= 0x10; |
a4bb6c3e | 3091 | if (tlb->prot & PAGE_EXEC) |
74d37793 | 3092 | ret |= 0x20; |
a4bb6c3e JM |
3093 | break; |
3094 | } | |
74d37793 | 3095 | return ret; |
5eb7995e | 3096 | } |
74d37793 AJ |
3097 | |
3098 | target_ulong helper_440_tlbsx (target_ulong address) | |
3099 | { | |
3100 | return ppcemb_tlb_search(env, address, env->spr[SPR_440_MMUCR] & 0xFF); | |
3101 | } | |
3102 | ||
76a66253 | 3103 | #endif /* !CONFIG_USER_ONLY */ |