]>
Commit | Line | Data |
---|---|---|
8289b279 BS |
1 | /* |
2 | * Tiny Code Generator for QEMU | |
3 | * | |
4 | * Copyright (c) 2008 Fabrice Bellard | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
14e54f8e MA |
24 | |
25 | #ifndef SPARC_TCG_TARGET_H | |
26 | #define SPARC_TCG_TARGET_H | |
8289b279 | 27 | |
abce5964 | 28 | #define TCG_TARGET_INSN_UNIT_SIZE 4 |
8289b279 | 29 | #define TCG_TARGET_NB_REGS 32 |
26a75d12 | 30 | #define MAX_CODE_GEN_BUFFER_SIZE (2 * GiB) |
8289b279 | 31 | |
771142c2 | 32 | typedef enum { |
8289b279 BS |
33 | TCG_REG_G0 = 0, |
34 | TCG_REG_G1, | |
35 | TCG_REG_G2, | |
36 | TCG_REG_G3, | |
37 | TCG_REG_G4, | |
38 | TCG_REG_G5, | |
39 | TCG_REG_G6, | |
40 | TCG_REG_G7, | |
41 | TCG_REG_O0, | |
42 | TCG_REG_O1, | |
43 | TCG_REG_O2, | |
44 | TCG_REG_O3, | |
45 | TCG_REG_O4, | |
46 | TCG_REG_O5, | |
47 | TCG_REG_O6, | |
48 | TCG_REG_O7, | |
49 | TCG_REG_L0, | |
50 | TCG_REG_L1, | |
51 | TCG_REG_L2, | |
52 | TCG_REG_L3, | |
53 | TCG_REG_L4, | |
54 | TCG_REG_L5, | |
55 | TCG_REG_L6, | |
56 | TCG_REG_L7, | |
57 | TCG_REG_I0, | |
58 | TCG_REG_I1, | |
59 | TCG_REG_I2, | |
60 | TCG_REG_I3, | |
61 | TCG_REG_I4, | |
62 | TCG_REG_I5, | |
63 | TCG_REG_I6, | |
64 | TCG_REG_I7, | |
771142c2 | 65 | } TCGReg; |
8289b279 | 66 | |
8289b279 | 67 | /* used for function call generation */ |
4c3204cb | 68 | #define TCG_REG_CALL_STACK TCG_REG_O6 |
9b9c37c3 | 69 | |
4c3204cb RH |
70 | #define TCG_TARGET_STACK_BIAS 2047 |
71 | #define TCG_TARGET_STACK_ALIGN 16 | |
72 | #define TCG_TARGET_CALL_STACK_OFFSET (128 + 6*8 + TCG_TARGET_STACK_BIAS) | |
eb8b0224 | 73 | #define TCG_TARGET_CALL_ARG_I32 TCG_CALL_ARG_EXTEND |
c8eef960 | 74 | #define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_NORMAL |
5427a9a7 RH |
75 | #define TCG_TARGET_CALL_ARG_I128 TCG_CALL_ARG_NORMAL |
76 | #define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_NORMAL | |
2bece2c8 | 77 | |
90379ca8 RH |
78 | #if defined(__VIS__) && __VIS__ >= 0x300 |
79 | #define use_vis3_instructions 1 | |
80 | #else | |
81 | extern bool use_vis3_instructions; | |
82 | #endif | |
83 | ||
8289b279 | 84 | /* optional instructions */ |
25c4d9cc | 85 | #define TCG_TARGET_HAS_div_i32 1 |
5f9eb025 | 86 | #define TCG_TARGET_HAS_rem_i32 0 |
25c4d9cc RH |
87 | #define TCG_TARGET_HAS_rot_i32 0 |
88 | #define TCG_TARGET_HAS_ext8s_i32 0 | |
89 | #define TCG_TARGET_HAS_ext16s_i32 0 | |
90 | #define TCG_TARGET_HAS_ext8u_i32 0 | |
91 | #define TCG_TARGET_HAS_ext16u_i32 0 | |
92 | #define TCG_TARGET_HAS_bswap16_i32 0 | |
93 | #define TCG_TARGET_HAS_bswap32_i32 0 | |
25c4d9cc RH |
94 | #define TCG_TARGET_HAS_not_i32 1 |
95 | #define TCG_TARGET_HAS_andc_i32 1 | |
96 | #define TCG_TARGET_HAS_orc_i32 1 | |
97 | #define TCG_TARGET_HAS_eqv_i32 0 | |
98 | #define TCG_TARGET_HAS_nand_i32 0 | |
99 | #define TCG_TARGET_HAS_nor_i32 0 | |
0e28d006 RH |
100 | #define TCG_TARGET_HAS_clz_i32 0 |
101 | #define TCG_TARGET_HAS_ctz_i32 0 | |
a768e4e9 | 102 | #define TCG_TARGET_HAS_ctpop_i32 0 |
25c4d9cc | 103 | #define TCG_TARGET_HAS_deposit_i32 0 |
7ec8bab3 RH |
104 | #define TCG_TARGET_HAS_extract_i32 0 |
105 | #define TCG_TARGET_HAS_sextract_i32 0 | |
fce1296f | 106 | #define TCG_TARGET_HAS_extract2_i32 0 |
a0fdd7c9 | 107 | #define TCG_TARGET_HAS_negsetcond_i32 1 |
803d805b RH |
108 | #define TCG_TARGET_HAS_add2_i32 1 |
109 | #define TCG_TARGET_HAS_sub2_i32 1 | |
110 | #define TCG_TARGET_HAS_mulu2_i32 1 | |
f4c16661 | 111 | #define TCG_TARGET_HAS_muls2_i32 1 |
03271524 RH |
112 | #define TCG_TARGET_HAS_muluh_i32 0 |
113 | #define TCG_TARGET_HAS_mulsh_i32 0 | |
07ce0b05 | 114 | #define TCG_TARGET_HAS_qemu_st8_i32 0 |
4b5a85c1 | 115 | |
dad2f2f5 | 116 | #define TCG_TARGET_HAS_extr_i64_i32 0 |
25c4d9cc | 117 | #define TCG_TARGET_HAS_div_i64 1 |
5f9eb025 | 118 | #define TCG_TARGET_HAS_rem_i64 0 |
25c4d9cc RH |
119 | #define TCG_TARGET_HAS_rot_i64 0 |
120 | #define TCG_TARGET_HAS_ext8s_i64 0 | |
121 | #define TCG_TARGET_HAS_ext16s_i64 0 | |
122 | #define TCG_TARGET_HAS_ext32s_i64 1 | |
123 | #define TCG_TARGET_HAS_ext8u_i64 0 | |
124 | #define TCG_TARGET_HAS_ext16u_i64 0 | |
125 | #define TCG_TARGET_HAS_ext32u_i64 1 | |
126 | #define TCG_TARGET_HAS_bswap16_i64 0 | |
127 | #define TCG_TARGET_HAS_bswap32_i64 0 | |
128 | #define TCG_TARGET_HAS_bswap64_i64 0 | |
25c4d9cc RH |
129 | #define TCG_TARGET_HAS_not_i64 1 |
130 | #define TCG_TARGET_HAS_andc_i64 1 | |
131 | #define TCG_TARGET_HAS_orc_i64 1 | |
132 | #define TCG_TARGET_HAS_eqv_i64 0 | |
133 | #define TCG_TARGET_HAS_nand_i64 0 | |
134 | #define TCG_TARGET_HAS_nor_i64 0 | |
0e28d006 RH |
135 | #define TCG_TARGET_HAS_clz_i64 0 |
136 | #define TCG_TARGET_HAS_ctz_i64 0 | |
a768e4e9 | 137 | #define TCG_TARGET_HAS_ctpop_i64 0 |
25c4d9cc | 138 | #define TCG_TARGET_HAS_deposit_i64 0 |
7ec8bab3 RH |
139 | #define TCG_TARGET_HAS_extract_i64 0 |
140 | #define TCG_TARGET_HAS_sextract_i64 0 | |
fce1296f | 141 | #define TCG_TARGET_HAS_extract2_i64 0 |
a0fdd7c9 | 142 | #define TCG_TARGET_HAS_negsetcond_i64 1 |
609ac1e1 RH |
143 | #define TCG_TARGET_HAS_add2_i64 1 |
144 | #define TCG_TARGET_HAS_sub2_i64 1 | |
d7156f7c | 145 | #define TCG_TARGET_HAS_mulu2_i64 0 |
4d3203fd | 146 | #define TCG_TARGET_HAS_muls2_i64 0 |
de8301e5 | 147 | #define TCG_TARGET_HAS_muluh_i64 use_vis3_instructions |
03271524 | 148 | #define TCG_TARGET_HAS_mulsh_i64 0 |
cc6dfecf | 149 | |
12fde9bc RH |
150 | #define TCG_TARGET_HAS_qemu_ldst_i128 0 |
151 | ||
b9ddaf56 | 152 | #define TCG_TARGET_HAS_tst 1 |
caf3eacc | 153 | |
0c554161 | 154 | #define TCG_AREG0 TCG_REG_I0 |
8289b279 | 155 | |
71650df7 | 156 | #define TCG_TARGET_DEFAULT_MO (0) |
29086503 | 157 | #define TCG_TARGET_NEED_LDST_LABELS |
e9823b4c RH |
158 | #define TCG_TARGET_NEED_POOL_LABELS |
159 | ||
cb9c377f | 160 | #endif |