]>
Commit | Line | Data |
---|---|---|
1 | /* | |
2 | * internal execution defines for qemu | |
3 | * | |
4 | * Copyright (c) 2003 Fabrice Bellard | |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
9 | * version 2 of the License, or (at your option) any later version. | |
10 | * | |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
19 | ||
20 | #ifndef _EXEC_ALL_H_ | |
21 | #define _EXEC_ALL_H_ | |
22 | ||
23 | #include "qemu-common.h" | |
24 | ||
25 | /* allow to see translation results - the slowdown should be negligible, so we leave it */ | |
26 | #define DEBUG_DISAS | |
27 | ||
28 | /* Page tracking code uses ram addresses in system mode, and virtual | |
29 | addresses in userspace mode. Define tb_page_addr_t to be an appropriate | |
30 | type. */ | |
31 | #if defined(CONFIG_USER_ONLY) | |
32 | typedef abi_ulong tb_page_addr_t; | |
33 | #else | |
34 | typedef ram_addr_t tb_page_addr_t; | |
35 | #endif | |
36 | ||
37 | /* is_jmp field values */ | |
38 | #define DISAS_NEXT 0 /* next instruction can be analyzed */ | |
39 | #define DISAS_JUMP 1 /* only pc was modified dynamically */ | |
40 | #define DISAS_UPDATE 2 /* cpu state was modified dynamically */ | |
41 | #define DISAS_TB_JUMP 3 /* only pc was modified statically */ | |
42 | ||
43 | struct TranslationBlock; | |
44 | typedef struct TranslationBlock TranslationBlock; | |
45 | ||
46 | /* XXX: make safe guess about sizes */ | |
47 | #define MAX_OP_PER_INSTR 208 | |
48 | ||
49 | #if HOST_LONG_BITS == 32 | |
50 | #define MAX_OPC_PARAM_PER_ARG 2 | |
51 | #else | |
52 | #define MAX_OPC_PARAM_PER_ARG 1 | |
53 | #endif | |
54 | #define MAX_OPC_PARAM_IARGS 4 | |
55 | #define MAX_OPC_PARAM_OARGS 1 | |
56 | #define MAX_OPC_PARAM_ARGS (MAX_OPC_PARAM_IARGS + MAX_OPC_PARAM_OARGS) | |
57 | ||
58 | /* A Call op needs up to 4 + 2N parameters on 32-bit archs, | |
59 | * and up to 4 + N parameters on 64-bit archs | |
60 | * (N = number of input arguments + output arguments). */ | |
61 | #define MAX_OPC_PARAM (4 + (MAX_OPC_PARAM_PER_ARG * MAX_OPC_PARAM_ARGS)) | |
62 | #define OPC_BUF_SIZE 640 | |
63 | #define OPC_MAX_SIZE (OPC_BUF_SIZE - MAX_OP_PER_INSTR) | |
64 | ||
65 | /* Maximum size a TCG op can expand to. This is complicated because a | |
66 | single op may require several host instructions and register reloads. | |
67 | For now take a wild guess at 192 bytes, which should allow at least | |
68 | a couple of fixup instructions per argument. */ | |
69 | #define TCG_MAX_OP_SIZE 192 | |
70 | ||
71 | #define OPPARAM_BUF_SIZE (OPC_BUF_SIZE * MAX_OPC_PARAM) | |
72 | ||
73 | extern target_ulong gen_opc_pc[OPC_BUF_SIZE]; | |
74 | extern uint8_t gen_opc_instr_start[OPC_BUF_SIZE]; | |
75 | extern uint16_t gen_opc_icount[OPC_BUF_SIZE]; | |
76 | ||
77 | #include "qemu-log.h" | |
78 | ||
79 | void gen_intermediate_code(CPUArchState *env, struct TranslationBlock *tb); | |
80 | void gen_intermediate_code_pc(CPUArchState *env, struct TranslationBlock *tb); | |
81 | void restore_state_to_opc(CPUArchState *env, struct TranslationBlock *tb, | |
82 | int pc_pos); | |
83 | ||
84 | void cpu_gen_init(void); | |
85 | int cpu_gen_code(CPUArchState *env, struct TranslationBlock *tb, | |
86 | int *gen_code_size_ptr); | |
87 | int cpu_restore_state(struct TranslationBlock *tb, | |
88 | CPUArchState *env, uintptr_t searched_pc); | |
89 | void QEMU_NORETURN cpu_resume_from_signal(CPUArchState *env1, void *puc); | |
90 | void QEMU_NORETURN cpu_io_recompile(CPUArchState *env, uintptr_t retaddr); | |
91 | TranslationBlock *tb_gen_code(CPUArchState *env, | |
92 | target_ulong pc, target_ulong cs_base, int flags, | |
93 | int cflags); | |
94 | void cpu_exec_init(CPUArchState *env); | |
95 | void QEMU_NORETURN cpu_loop_exit(CPUArchState *env1); | |
96 | int page_unprotect(target_ulong address, uintptr_t pc, void *puc); | |
97 | void tb_invalidate_phys_page_range(tb_page_addr_t start, tb_page_addr_t end, | |
98 | int is_cpu_write_access); | |
99 | void tlb_flush_page(CPUArchState *env, target_ulong addr); | |
100 | void tlb_flush(CPUArchState *env, int flush_global); | |
101 | #if !defined(CONFIG_USER_ONLY) | |
102 | void tlb_set_page(CPUArchState *env, target_ulong vaddr, | |
103 | target_phys_addr_t paddr, int prot, | |
104 | int mmu_idx, target_ulong size); | |
105 | void tb_invalidate_phys_addr(target_phys_addr_t addr); | |
106 | #endif | |
107 | ||
108 | #define CODE_GEN_ALIGN 16 /* must be >= of the size of a icache line */ | |
109 | ||
110 | #define CODE_GEN_PHYS_HASH_BITS 15 | |
111 | #define CODE_GEN_PHYS_HASH_SIZE (1 << CODE_GEN_PHYS_HASH_BITS) | |
112 | ||
113 | #define MIN_CODE_GEN_BUFFER_SIZE (1024 * 1024) | |
114 | ||
115 | /* estimated block size for TB allocation */ | |
116 | /* XXX: use a per code average code fragment size and modulate it | |
117 | according to the host CPU */ | |
118 | #if defined(CONFIG_SOFTMMU) | |
119 | #define CODE_GEN_AVG_BLOCK_SIZE 128 | |
120 | #else | |
121 | #define CODE_GEN_AVG_BLOCK_SIZE 64 | |
122 | #endif | |
123 | ||
124 | #if defined(_ARCH_PPC) || defined(__x86_64__) || defined(__arm__) || defined(__i386__) | |
125 | #define USE_DIRECT_JUMP | |
126 | #elif defined(CONFIG_TCG_INTERPRETER) | |
127 | #define USE_DIRECT_JUMP | |
128 | #endif | |
129 | ||
130 | struct TranslationBlock { | |
131 | target_ulong pc; /* simulated PC corresponding to this block (EIP + CS base) */ | |
132 | target_ulong cs_base; /* CS base for this block */ | |
133 | uint64_t flags; /* flags defining in which context the code was generated */ | |
134 | uint16_t size; /* size of target code for this block (1 <= | |
135 | size <= TARGET_PAGE_SIZE) */ | |
136 | uint16_t cflags; /* compile flags */ | |
137 | #define CF_COUNT_MASK 0x7fff | |
138 | #define CF_LAST_IO 0x8000 /* Last insn may be an IO access. */ | |
139 | ||
140 | uint8_t *tc_ptr; /* pointer to the translated code */ | |
141 | /* next matching tb for physical address. */ | |
142 | struct TranslationBlock *phys_hash_next; | |
143 | /* first and second physical page containing code. The lower bit | |
144 | of the pointer tells the index in page_next[] */ | |
145 | struct TranslationBlock *page_next[2]; | |
146 | tb_page_addr_t page_addr[2]; | |
147 | ||
148 | /* the following data are used to directly call another TB from | |
149 | the code of this one. */ | |
150 | uint16_t tb_next_offset[2]; /* offset of original jump target */ | |
151 | #ifdef USE_DIRECT_JUMP | |
152 | uint16_t tb_jmp_offset[2]; /* offset of jump instruction */ | |
153 | #else | |
154 | uintptr_t tb_next[2]; /* address of jump generated code */ | |
155 | #endif | |
156 | /* list of TBs jumping to this one. This is a circular list using | |
157 | the two least significant bits of the pointers to tell what is | |
158 | the next pointer: 0 = jmp_next[0], 1 = jmp_next[1], 2 = | |
159 | jmp_first */ | |
160 | struct TranslationBlock *jmp_next[2]; | |
161 | struct TranslationBlock *jmp_first; | |
162 | uint32_t icount; | |
163 | }; | |
164 | ||
165 | static inline unsigned int tb_jmp_cache_hash_page(target_ulong pc) | |
166 | { | |
167 | target_ulong tmp; | |
168 | tmp = pc ^ (pc >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)); | |
169 | return (tmp >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)) & TB_JMP_PAGE_MASK; | |
170 | } | |
171 | ||
172 | static inline unsigned int tb_jmp_cache_hash_func(target_ulong pc) | |
173 | { | |
174 | target_ulong tmp; | |
175 | tmp = pc ^ (pc >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)); | |
176 | return (((tmp >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)) & TB_JMP_PAGE_MASK) | |
177 | | (tmp & TB_JMP_ADDR_MASK)); | |
178 | } | |
179 | ||
180 | static inline unsigned int tb_phys_hash_func(tb_page_addr_t pc) | |
181 | { | |
182 | return (pc >> 2) & (CODE_GEN_PHYS_HASH_SIZE - 1); | |
183 | } | |
184 | ||
185 | void tb_free(TranslationBlock *tb); | |
186 | void tb_flush(CPUArchState *env); | |
187 | void tb_link_page(TranslationBlock *tb, | |
188 | tb_page_addr_t phys_pc, tb_page_addr_t phys_page2); | |
189 | void tb_phys_invalidate(TranslationBlock *tb, tb_page_addr_t page_addr); | |
190 | ||
191 | extern TranslationBlock *tb_phys_hash[CODE_GEN_PHYS_HASH_SIZE]; | |
192 | ||
193 | #if defined(USE_DIRECT_JUMP) | |
194 | ||
195 | #if defined(CONFIG_TCG_INTERPRETER) | |
196 | static inline void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr) | |
197 | { | |
198 | /* patch the branch destination */ | |
199 | *(uint32_t *)jmp_addr = addr - (jmp_addr + 4); | |
200 | /* no need to flush icache explicitly */ | |
201 | } | |
202 | #elif defined(_ARCH_PPC) | |
203 | void ppc_tb_set_jmp_target(unsigned long jmp_addr, unsigned long addr); | |
204 | #define tb_set_jmp_target1 ppc_tb_set_jmp_target | |
205 | #elif defined(__i386__) || defined(__x86_64__) | |
206 | static inline void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr) | |
207 | { | |
208 | /* patch the branch destination */ | |
209 | *(uint32_t *)jmp_addr = addr - (jmp_addr + 4); | |
210 | /* no need to flush icache explicitly */ | |
211 | } | |
212 | #elif defined(__arm__) | |
213 | static inline void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr) | |
214 | { | |
215 | #if !QEMU_GNUC_PREREQ(4, 1) | |
216 | register unsigned long _beg __asm ("a1"); | |
217 | register unsigned long _end __asm ("a2"); | |
218 | register unsigned long _flg __asm ("a3"); | |
219 | #endif | |
220 | ||
221 | /* we could use a ldr pc, [pc, #-4] kind of branch and avoid the flush */ | |
222 | *(uint32_t *)jmp_addr = | |
223 | (*(uint32_t *)jmp_addr & ~0xffffff) | |
224 | | (((addr - (jmp_addr + 8)) >> 2) & 0xffffff); | |
225 | ||
226 | #if QEMU_GNUC_PREREQ(4, 1) | |
227 | __builtin___clear_cache((char *) jmp_addr, (char *) jmp_addr + 4); | |
228 | #else | |
229 | /* flush icache */ | |
230 | _beg = jmp_addr; | |
231 | _end = jmp_addr + 4; | |
232 | _flg = 0; | |
233 | __asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg)); | |
234 | #endif | |
235 | } | |
236 | #else | |
237 | #error tb_set_jmp_target1 is missing | |
238 | #endif | |
239 | ||
240 | static inline void tb_set_jmp_target(TranslationBlock *tb, | |
241 | int n, uintptr_t addr) | |
242 | { | |
243 | uint16_t offset = tb->tb_jmp_offset[n]; | |
244 | tb_set_jmp_target1((uintptr_t)(tb->tc_ptr + offset), addr); | |
245 | } | |
246 | ||
247 | #else | |
248 | ||
249 | /* set the jump target */ | |
250 | static inline void tb_set_jmp_target(TranslationBlock *tb, | |
251 | int n, uintptr_t addr) | |
252 | { | |
253 | tb->tb_next[n] = addr; | |
254 | } | |
255 | ||
256 | #endif | |
257 | ||
258 | static inline void tb_add_jump(TranslationBlock *tb, int n, | |
259 | TranslationBlock *tb_next) | |
260 | { | |
261 | /* NOTE: this test is only needed for thread safety */ | |
262 | if (!tb->jmp_next[n]) { | |
263 | /* patch the native jump address */ | |
264 | tb_set_jmp_target(tb, n, (uintptr_t)tb_next->tc_ptr); | |
265 | ||
266 | /* add in TB jmp circular list */ | |
267 | tb->jmp_next[n] = tb_next->jmp_first; | |
268 | tb_next->jmp_first = (TranslationBlock *)((uintptr_t)(tb) | (n)); | |
269 | } | |
270 | } | |
271 | ||
272 | TranslationBlock *tb_find_pc(uintptr_t pc_ptr); | |
273 | ||
274 | #include "qemu-lock.h" | |
275 | ||
276 | extern spinlock_t tb_lock; | |
277 | ||
278 | extern int tb_invalidated_flag; | |
279 | ||
280 | /* The return address may point to the start of the next instruction. | |
281 | Subtracting one gets us the call instruction itself. */ | |
282 | #if defined(CONFIG_TCG_INTERPRETER) | |
283 | /* Alpha and SH4 user mode emulations and Softmmu call GETPC(). | |
284 | For all others, GETPC remains undefined (which makes TCI a little faster. */ | |
285 | # if defined(CONFIG_SOFTMMU) || defined(TARGET_ALPHA) || defined(TARGET_SH4) | |
286 | extern uintptr_t tci_tb_ptr; | |
287 | # define GETPC() tci_tb_ptr | |
288 | # endif | |
289 | #elif defined(__s390__) && !defined(__s390x__) | |
290 | # define GETPC() \ | |
291 | (((uintptr_t)__builtin_return_address(0) & 0x7fffffffUL) - 1) | |
292 | #elif defined(__arm__) | |
293 | /* Thumb return addresses have the low bit set, so we need to subtract two. | |
294 | This is still safe in ARM mode because instructions are 4 bytes. */ | |
295 | # define GETPC() ((uintptr_t)__builtin_return_address(0) - 2) | |
296 | #else | |
297 | # define GETPC() ((uintptr_t)__builtin_return_address(0) - 1) | |
298 | #endif | |
299 | ||
300 | #if !defined(CONFIG_USER_ONLY) | |
301 | ||
302 | struct MemoryRegion *iotlb_to_region(target_phys_addr_t index); | |
303 | uint64_t io_mem_read(struct MemoryRegion *mr, target_phys_addr_t addr, | |
304 | unsigned size); | |
305 | void io_mem_write(struct MemoryRegion *mr, target_phys_addr_t addr, | |
306 | uint64_t value, unsigned size); | |
307 | ||
308 | void tlb_fill(CPUArchState *env1, target_ulong addr, int is_write, int mmu_idx, | |
309 | uintptr_t retaddr); | |
310 | ||
311 | #include "softmmu_defs.h" | |
312 | ||
313 | #define ACCESS_TYPE (NB_MMU_MODES + 1) | |
314 | #define MEMSUFFIX _code | |
315 | #ifndef CONFIG_TCG_PASS_AREG0 | |
316 | #define env cpu_single_env | |
317 | #endif | |
318 | ||
319 | #define DATA_SIZE 1 | |
320 | #include "softmmu_header.h" | |
321 | ||
322 | #define DATA_SIZE 2 | |
323 | #include "softmmu_header.h" | |
324 | ||
325 | #define DATA_SIZE 4 | |
326 | #include "softmmu_header.h" | |
327 | ||
328 | #define DATA_SIZE 8 | |
329 | #include "softmmu_header.h" | |
330 | ||
331 | #undef ACCESS_TYPE | |
332 | #undef MEMSUFFIX | |
333 | #undef env | |
334 | ||
335 | #endif | |
336 | ||
337 | #if defined(CONFIG_USER_ONLY) | |
338 | static inline tb_page_addr_t get_page_addr_code(CPUArchState *env1, target_ulong addr) | |
339 | { | |
340 | return addr; | |
341 | } | |
342 | #else | |
343 | tb_page_addr_t get_page_addr_code(CPUArchState *env1, target_ulong addr); | |
344 | #endif | |
345 | ||
346 | typedef void (CPUDebugExcpHandler)(CPUArchState *env); | |
347 | ||
348 | CPUDebugExcpHandler *cpu_set_debug_excp_handler(CPUDebugExcpHandler *handler); | |
349 | ||
350 | /* vl.c */ | |
351 | extern int singlestep; | |
352 | ||
353 | /* cpu-exec.c */ | |
354 | extern volatile sig_atomic_t exit_request; | |
355 | ||
356 | /* Deterministic execution requires that IO only be performed on the last | |
357 | instruction of a TB so that interrupts take effect immediately. */ | |
358 | static inline int can_do_io(CPUArchState *env) | |
359 | { | |
360 | if (!use_icount) { | |
361 | return 1; | |
362 | } | |
363 | /* If not executing code then assume we are ok. */ | |
364 | if (!env->current_tb) { | |
365 | return 1; | |
366 | } | |
367 | return env->can_do_io != 0; | |
368 | } | |
369 | ||
370 | #endif |