Commit | Line | Data |
---|---|---|
2ef2b01e A |
1 | /** @file\r |
2 | \r | |
d6ebcab7 | 3 | Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r |
063ad84e | 4 | Copyright (c) 2011-2013, ARM Ltd. All rights reserved.<BR>\r |
2ef2b01e | 5 | \r |
d6ebcab7 | 6 | This program and the accompanying materials\r |
2ef2b01e A |
7 | are licensed and made available under the terms and conditions of the BSD License\r |
8 | which accompanies this distribution. The full text of the license may be found at\r | |
9 | http://opensource.org/licenses/bsd-license.php\r | |
10 | \r | |
11 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
12 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
13 | \r | |
14 | **/\r | |
15 | \r | |
5dea9bd6 | 16 | #ifndef __ARM_V7_H__\r |
17 | #define __ARM_V7_H__\r | |
2ef2b01e | 18 | \r |
11c20f4e | 19 | #include <Chipset/ArmV7Mmu.h>\r |
25402f5d | 20 | #include <Chipset/ArmArchTimer.h>\r |
11c20f4e | 21 | \r |
111339d2 | 22 | // ARM Interrupt ID in Exception Table\r |
23 | #define ARM_ARCH_EXCEPTION_IRQ EXCEPT_ARM_IRQ\r | |
24 | \r | |
2ef2b01e A |
25 | // Domain Access Control Register\r |
26 | #define DOMAIN_ACCESS_CONTROL_MASK(a) (3UL << (2 * (a)))\r | |
27 | #define DOMAIN_ACCESS_CONTROL_NONE(a) (0UL << (2 * (a)))\r | |
28 | #define DOMAIN_ACCESS_CONTROL_CLIENT(a) (1UL << (2 * (a)))\r | |
29 | #define DOMAIN_ACCESS_CONTROL_RESERVED(a) (2UL << (2 * (a)))\r | |
30 | #define DOMAIN_ACCESS_CONTROL_MANAGER(a) (3UL << (2 * (a)))\r | |
31 | \r | |
063ad84e | 32 | // CPSR - Coprocessor Status Register definitions\r |
33 | #define CPSR_MODE_USER 0x10\r | |
34 | #define CPSR_MODE_FIQ 0x11\r | |
35 | #define CPSR_MODE_IRQ 0x12\r | |
36 | #define CPSR_MODE_SVC 0x13\r | |
37 | #define CPSR_MODE_ABORT 0x17\r | |
38 | #define CPSR_MODE_HYP 0x1A\r | |
39 | #define CPSR_MODE_UNDEFINED 0x1B\r | |
40 | #define CPSR_MODE_SYSTEM 0x1F\r | |
41 | #define CPSR_MODE_MASK 0x1F\r | |
42 | #define CPSR_ASYNC_ABORT (1 << 8)\r | |
43 | #define CPSR_IRQ (1 << 7)\r | |
44 | #define CPSR_FIQ (1 << 6)\r | |
45 | \r | |
46 | \r | |
11c20f4e | 47 | // CPACR - Coprocessor Access Control Register definitions\r |
1bfda055 | 48 | #define CPACR_CP_DENIED(cp) 0x00\r |
49 | #define CPACR_CP_PRIV(cp) ((0x1 << ((cp) << 1)) & 0x0FFFFFFF)\r | |
50 | #define CPACR_CP_FULL(cp) ((0x3 << ((cp) << 1)) & 0x0FFFFFFF)\r | |
51 | #define CPACR_ASEDIS (1 << 31)\r | |
52 | #define CPACR_D32DIS (1 << 30)\r | |
53 | #define CPACR_CP_FULL_ACCESS 0x0FFFFFFF\r | |
54 | \r | |
11c20f4e | 55 | // NSACR - Non-Secure Access Control Register definitions\r |
1bfda055 | 56 | #define NSACR_CP(cp) ((1 << (cp)) & 0x3FFF)\r |
57 | #define NSACR_NSD32DIS (1 << 14)\r | |
58 | #define NSACR_NSASEDIS (1 << 15)\r | |
59 | #define NSACR_PLE (1 << 16)\r | |
60 | #define NSACR_TL (1 << 17)\r | |
61 | #define NSACR_NS_SMP (1 << 18)\r | |
62 | #define NSACR_RFR (1 << 19)\r | |
63 | \r | |
11c20f4e | 64 | // SCR - Secure Configuration Register definitions\r |
1bfda055 | 65 | #define SCR_NS (1 << 0)\r |
66 | #define SCR_IRQ (1 << 1)\r | |
67 | #define SCR_FIQ (1 << 2)\r | |
68 | #define SCR_EA (1 << 3)\r | |
69 | #define SCR_FW (1 << 4)\r | |
70 | #define SCR_AW (1 << 5)\r | |
71 | \r | |
bd6b9799 | 72 | // MIDR - Main ID Register definitions\r |
73 | #define ARM_CPU_TYPE_MASK 0xFFF\r | |
74 | #define ARM_CPU_TYPE_A15 0xC0F\r | |
75 | #define ARM_CPU_TYPE_A9 0xC09\r | |
76 | #define ARM_CPU_TYPE_A5 0xC05\r | |
1bfda055 | 77 | \r |
01bd6ea8 | 78 | #define ARM_VECTOR_TABLE_ALIGNMENT ((1 << 5)-1)\r |
79 | \r | |
1bfda055 | 80 | VOID\r |
81 | EFIAPI\r | |
bd6b9799 | 82 | ArmEnableSWPInstruction (\r |
1bfda055 | 83 | VOID\r |
84 | );\r | |
85 | \r | |
1bfda055 | 86 | UINTN \r |
87 | EFIAPI\r | |
9e2b420e | 88 | ArmReadCbar (\r |
89 | VOID\r | |
90 | );\r | |
1bfda055 | 91 | \r |
0530bfe3 | 92 | UINTN\r |
93 | EFIAPI\r | |
9e2b420e | 94 | ArmReadTpidrurw (\r |
95 | VOID\r | |
96 | );\r | |
0530bfe3 | 97 | \r |
0530bfe3 | 98 | VOID\r |
99 | EFIAPI\r | |
9e2b420e | 100 | ArmWriteTpidrurw (\r |
101 | UINTN Value\r | |
102 | );\r | |
0530bfe3 | 103 | \r |
da9675a2 | 104 | UINTN\r |
105 | EFIAPI\r | |
106 | ArmIsArchTimerImplemented (\r | |
107 | VOID\r | |
108 | );\r | |
109 | \r | |
bd6b9799 | 110 | UINTN\r |
111 | EFIAPI\r | |
112 | ArmReadIdPfr1 (\r | |
113 | VOID\r | |
114 | );\r | |
d6dc67ba OM |
115 | \r |
116 | UINT32\r | |
117 | EFIAPI\r | |
118 | ArmReadNsacr (\r | |
119 | VOID\r | |
120 | );\r | |
121 | \r | |
122 | VOID\r | |
123 | EFIAPI\r | |
124 | ArmWriteNsacr (\r | |
125 | IN UINT32 Nsacr\r | |
126 | );\r | |
127 | \r | |
5dea9bd6 | 128 | #endif // __ARM_V7_H__\r |