projects / mirror_edk2.git / blame
| Commit | Line | Data |
|---|---|---|
| 2ef2b01e A |
1 | /** @file\r |
| 2 | \r | |
| 3 | Copyright (c) 2008-2009, Apple Inc. All rights reserved.\r | |
| 4 | \r | |
| 5 | All rights reserved. This program and the accompanying materials\r | |
| 6 | are licensed and made available under the terms and conditions of the BSD License\r | |
| 7 | which accompanies this distribution. The full text of the license may be found at\r | |
| 8 | http://opensource.org/licenses/bsd-license.php\r | |
| 9 | \r | |
| 10 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
| 11 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
| 12 | \r | |
| 13 | **/\r | |
| 14 | \r | |
| 15 | #include <Library/ArmLib.h>\r | |
| 16 | #include "ArmLibPrivate.h"\r | |
| 17 | \r | |
| 18 | ARM_CACHE_TYPE\r | |
| 19 | EFIAPI\r | |
| 20 | ArmCacheType (\r | |
| 21 | VOID\r | |
| 22 | )\r | |
| 23 | {\r | |
| 24 | return ARM_CACHE_TYPE_UNKNOWN;\r | |
| 25 | }\r | |
| 26 | \r | |
| 27 | ARM_CACHE_ARCHITECTURE\r | |
| 28 | EFIAPI\r | |
| 29 | ArmCacheArchitecture (\r | |
| 30 | VOID\r | |
| 31 | )\r | |
| 32 | {\r | |
| 33 | return ARM_CACHE_ARCHITECTURE_UNKNOWN;\r | |
| 34 | }\r | |
| 35 | \r | |
| 36 | BOOLEAN\r | |
| 37 | EFIAPI\r | |
| 38 | ArmDataCachePresent (\r | |
| 39 | VOID\r | |
| 40 | )\r | |
| 41 | {\r | |
| 42 | return FALSE;\r | |
| 43 | }\r | |
| 44 | \r | |
| 45 | UINTN\r | |
| 46 | EFIAPI\r | |
| 47 | ArmDataCacheSize (\r | |
| 48 | VOID\r | |
| 49 | )\r | |
| 50 | {\r | |
| 51 | return 0; \r | |
| 52 | }\r | |
| 53 | \r | |
| 54 | UINTN\r | |
| 55 | EFIAPI\r | |
| 56 | ArmDataCacheAssociativity (\r | |
| 57 | VOID\r | |
| 58 | )\r | |
| 59 | {\r | |
| 60 | return 0;\r | |
| 61 | }\r | |
| 62 | \r | |
| 63 | UINTN\r | |
| 64 | EFIAPI\r | |
| 65 | ArmDataCacheLineLength (\r | |
| 66 | VOID\r | |
| 67 | )\r | |
| 68 | {\r | |
| 69 | return 0;\r | |
| 70 | }\r | |
| 71 | \r | |
| 72 | BOOLEAN\r | |
| 73 | EFIAPI\r | |
| 74 | ArmInstructionCachePresent (\r | |
| 75 | VOID\r | |
| 76 | )\r | |
| 77 | {\r | |
| 78 | return FALSE;\r | |
| 79 | }\r | |
| 80 | \r | |
| 81 | UINTN\r | |
| 82 | EFIAPI\r | |
| 83 | ArmInstructionCacheSize (\r | |
| 84 | VOID\r | |
| 85 | )\r | |
| 86 | {\r | |
| 87 | return 0; \r | |
| 88 | }\r | |
| 89 | \r | |
| 90 | UINTN\r | |
| 91 | EFIAPI\r | |
| 92 | ArmInstructionCacheAssociativity (\r | |
| 93 | VOID\r | |
| 94 | )\r | |
| 95 | {\r | |
| 96 | return 0;\r | |
| 97 | }\r | |
| 98 | \r | |
| 99 | UINTN\r | |
| 100 | EFIAPI\r | |
| 101 | ArmInstructionCacheLineLength (\r | |
| 102 | VOID\r | |
| 103 | )\r | |
| 104 | {\r | |
| 105 | return 0;\r | |
| 106 | }\r |