projects / mirror_edk2.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ArmPlatformPkg/ArmRealViewEbPkg: Use NorFlashDxe and enable variables services
[mirror_edk2.git] / ArmPlatformPkg / ArmRealViewEbPkg / ArmRealViewEb-RTSM-MPCore.fdf
CommitLineData
1d5d0ae9 1# FLASH layout file for ARM VE.
2#
3# Copyright (c) 2011, ARM Limited. All rights reserved.
4#
5# This program and the accompanying materials
6# are licensed and made available under the terms and conditions of the BSD License
7# which accompanies this distribution. The full text of the license may be found at
8# http://opensource.org/licenses/bsd-license.php
9#
10# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
11# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
12#
13
14################################################################################
15#
16# FD Section
17# The [FD] Section is made up of the definition statements and a
18# description of what goes into the Flash Device Image. Each FD section
19# defines one flash "device" image. A flash device image may be one of
20# the following: Removable media bootable image (like a boot floppy
21# image,) an Option ROM image (that would be "flashed" into an add-in
22# card,) a System "Flash" image (that would be burned into a system's
23# flash) or an Update ("Capsule") image that will be used to update and
24# existing system flash.
25#
26################################################################################
27
28
29[FD.ArmRealViewEb_EFI]
30BaseAddress = 0x40000000 # The base address of the FLASH Device.
31Size = 0x00200000 # The size in bytes of the FLASH Device
32ErasePolarity = 1
33BlockSize = 0x00010000
34NumBlocks = 0x20
35
36################################################################################
37#
38# Following are lists of FD Region layout which correspond to the locations of different
39# images within the flash device.
40#
41# Regions must be defined in ascending order and may not overlap.
42#
43# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by
44# the pipe "|" character, followed by the size of the region, also in hex with the leading
45# "0x" characters. Like:
46# Offset|Size
47# PcdOffsetCName|PcdSizeCName
48# RegionType <FV, DATA, or FILE>
49#
50################################################################################
51
520x00000000|0x00050000
53gEmbeddedTokenSpaceGuid.PcdFlashFvSecBase|gEmbeddedTokenSpaceGuid.PcdFlashFvSecSize
54FV = FVMAIN_SEC
55
560x00050000|0x00100000
57gEmbeddedTokenSpaceGuid.PcdFlashFvMainBase|gEmbeddedTokenSpaceGuid.PcdFlashFvMainSize
58FV = FVMAIN_COMPACT
59
1d5d0ae9 60################################################################################
61#
62# FV Section
63#
64# [FV] section is used to define what components or modules are placed within a flash
65# device file. This section also defines order the components and modules are positioned
66# within the image. The [FV] section consists of define statements, set statements and
67# module statements.
68#
69################################################################################
70
71[FV.FVMAIN_SEC]
72FvAlignment = 8
73ERASE_POLARITY = 1
74MEMORY_MAPPED = TRUE
75STICKY_WRITE = TRUE
76LOCK_CAP = TRUE
77LOCK_STATUS = TRUE
78WRITE_DISABLED_CAP = TRUE
79WRITE_ENABLED_CAP = TRUE
80WRITE_STATUS = TRUE
81WRITE_LOCK_CAP = TRUE
82WRITE_LOCK_STATUS = TRUE
83READ_DISABLED_CAP = TRUE
84READ_ENABLED_CAP = TRUE
85READ_STATUS = TRUE
86READ_LOCK_CAP = TRUE
87READ_LOCK_STATUS = TRUE
88
89 INF ArmPlatformPkg/Sec/Sec.inf
90
91
92[FV.FvMain]
93BlockSize = 0x40
94NumBlocks = 0 # This FV gets compressed so make it just big enough
95FvAlignment = 8 # FV alignment and FV attributes setting.
96ERASE_POLARITY = 1
97MEMORY_MAPPED = TRUE
98STICKY_WRITE = TRUE
99LOCK_CAP = TRUE
100LOCK_STATUS = TRUE
101WRITE_DISABLED_CAP = TRUE
102WRITE_ENABLED_CAP = TRUE
103WRITE_STATUS = TRUE
104WRITE_LOCK_CAP = TRUE
105WRITE_LOCK_STATUS = TRUE
106READ_DISABLED_CAP = TRUE
107READ_ENABLED_CAP = TRUE
108READ_STATUS = TRUE
109READ_LOCK_CAP = TRUE
110READ_LOCK_STATUS = TRUE
111
112 INF MdeModulePkg/Core/Dxe/DxeMain.inf
113
114 #
115 # PI DXE Drivers producing Architectural Protocols (EFI Services)
116 #
117 INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf
118 INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
119 INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
120 INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf
121 INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
a89cb4b7 122 INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf
123 INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf
1d5d0ae9 124 INF EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf
125 INF EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf
126 INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf
127 INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf
128
129 INF EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial.inf
130
55fad965 131 INF ArmPkg/Drivers/PL390Gic/PL390GicDxe.inf
1d5d0ae9 132 INF ArmPlatformPkg/Drivers/SP804TimerDxe/SP804TimerDxe.inf
a89cb4b7 133
134 INF ArmPlatformPkg/Drivers/NorFlashDxe/NorFlashDxe.inf
1d5d0ae9 135
136 #
137 # Semi-hosting filesystem
138 #
139 INF ArmPkg/Filesystem/SemihostFs/SemihostFs.inf
140
141 #
142 # FAT filesystem + GPT/MBR partitioning
143 #
144 INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
145 INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
146 INF FatPkg/EnhancedFatDxe/Fat.inf
147 INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
148
149 #
150 # UEFI application (Shell Embedded Boot Loader)
151 #
152 INF EmbeddedPkg/Ebl/Ebl.inf
153
154
155 #
156 # Bds
157 #
158 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
159 INF ArmPlatformPkg/Bds/Bds.inf
160
161
162[FV.FVMAIN_COMPACT]
163FvAlignment = 8
164ERASE_POLARITY = 1
165MEMORY_MAPPED = TRUE
166STICKY_WRITE = TRUE
167LOCK_CAP = TRUE
168LOCK_STATUS = TRUE
169WRITE_DISABLED_CAP = TRUE
170WRITE_ENABLED_CAP = TRUE
171WRITE_STATUS = TRUE
172WRITE_LOCK_CAP = TRUE
173WRITE_LOCK_STATUS = TRUE
174READ_DISABLED_CAP = TRUE
175READ_ENABLED_CAP = TRUE
176READ_STATUS = TRUE
177READ_LOCK_CAP = TRUE
178READ_LOCK_STATUS = TRUE
179
180 INF ArmPlatformPkg/PrePeiCore/PrePeiCoreMPCore.inf
181 INF MdeModulePkg/Core/Pei/PeiMain.inf
182 INF ArmPlatformPkg/PlatformPei/PlatformPei.inf
183 INF ArmPlatformPkg/MemoryInitPei/MemoryInitPei.inf
184 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
185 INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf
186 INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf
187 INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
188
189 FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
190 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
191 SECTION FV_IMAGE = FVMAIN
192 }
193 }
194
195
196################################################################################
197#
198# Rules are use with the [FV] section's module INF type to define
199# how an FFS file is created for a given INF file. The following Rule are the default
200# rules for the different module type. User can add the customized rules to define the
201# content of the FFS file.
202#
203################################################################################
204
205
206############################################################################
207# Example of a DXE_DRIVER FFS file with a Checksum encapsulation section #
208############################################################################
209#
210#[Rule.Common.DXE_DRIVER]
211# FILE DRIVER = $(NAMED_GUID) {
212# DXE_DEPEX DXE_DEPEX Optional |.depex
213# COMPRESS PI_STD {
214# GUIDED {
215# PE32 PE32 |.efi
216# UI STRING="$(MODULE_NAME)" Optional
217# VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
218# }
219# }
220# }
221#
222############################################################################
223
224[Rule.Common.SEC]
225 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
95650ced 226 TE TE Align = 32 |.efi
1d5d0ae9 227 }
228
229[Rule.Common.PEI_CORE]
230 FILE PEI_CORE = $(NAMED_GUID) {
231 TE TE |.efi
232 UI STRING ="$(MODULE_NAME)" Optional
233 }
234
235[Rule.Common.PEIM]
236 FILE PEIM = $(NAMED_GUID) {
237 PEI_DEPEX PEI_DEPEX Optional |.depex
238 TE TE |.efi
239 UI STRING="$(MODULE_NAME)" Optional
240 }
241
242[Rule.Common.PEIM.TIANOCOMPRESSED]
243 FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 {
244 PEI_DEPEX PEI_DEPEX Optional |.depex
245 GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {
246 PE32 PE32 |.efi
247 UI STRING="$(MODULE_NAME)" Optional
248 }
249 }
250
251[Rule.Common.DXE_CORE]
252 FILE DXE_CORE = $(NAMED_GUID) {
253 PE32 PE32 |.efi
254 UI STRING="$(MODULE_NAME)" Optional
255 }
256
257[Rule.Common.UEFI_DRIVER]
258 FILE DRIVER = $(NAMED_GUID) {
259 DXE_DEPEX DXE_DEPEX Optional |.depex
260 PE32 PE32 |.efi
261 UI STRING="$(MODULE_NAME)" Optional
262 }
263
264[Rule.Common.DXE_DRIVER]
265 FILE DRIVER = $(NAMED_GUID) {
266 DXE_DEPEX DXE_DEPEX Optional |.depex
267 PE32 PE32 |.efi
268 UI STRING="$(MODULE_NAME)" Optional
269 }
270
271[Rule.Common.DXE_RUNTIME_DRIVER]
272 FILE DRIVER = $(NAMED_GUID) {
273 DXE_DEPEX DXE_DEPEX Optional |.depex
274 PE32 PE32 |.efi
275 UI STRING="$(MODULE_NAME)" Optional
276 }
277
278[Rule.Common.UEFI_APPLICATION]
279 FILE APPLICATION = $(NAMED_GUID) {
280 UI STRING ="$(MODULE_NAME)" Optional
281 PE32 PE32 |.efi
282 }
EFI Development Kit II mirror for PVE