]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/PrePeiCore/PrePeiCore.c
ArmPlatformPkg: Add ArmPlatformGetPlatformPpiList()
[mirror_edk2.git] / ArmPlatformPkg / PrePeiCore / PrePeiCore.c
CommitLineData
1d5d0ae9 1/** @file\r
2* Main file supporting the transition to PEI Core in Normal World for Versatile Express\r
3*\r
4* Copyright (c) 2011, ARM Limited. All rights reserved.\r
5* \r
6* This program and the accompanying materials \r
7* are licensed and made available under the terms and conditions of the BSD License \r
8* which accompanies this distribution. The full text of the license may be found at \r
9* http://opensource.org/licenses/bsd-license.php \r
10*\r
11* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
12* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
13*\r
14**/\r
15\r
1d5d0ae9 16#include <Library/BaseLib.h>\r
a6caee65 17#include <Library/DebugAgentLib.h>\r
f598bf12 18#include <Library/PrintLib.h>\r
1d5d0ae9 19#include <Library/ArmLib.h>\r
f598bf12 20#include <Library/SerialPortLib.h>\r
8fc38a3f 21\r
22#include <Ppi/ArmGlobalVariable.h>\r
1d5d0ae9 23#include <Chipset/ArmV7.h>\r
24\r
f598bf12 25#include "PrePeiCore.h"\r
1d5d0ae9 26\r
93d451c6 27EFI_PEI_TEMPORARY_RAM_SUPPORT_PPI mTemporaryRamSupportPpi = { PrePeiCoreTemporaryRamSupport };\r
8fc38a3f 28ARM_GLOBAL_VARIABLE_PPI mGlobalVariablePpi = { PrePeiCoreGetGlobalVariableMemory };\r
1d5d0ae9 29\r
8fc38a3f 30EFI_PEI_PPI_DESCRIPTOR gCommonPpiTable[] = {\r
1d5d0ae9 31 {\r
8fc38a3f 32 EFI_PEI_PPI_DESCRIPTOR_PPI,\r
1d5d0ae9 33 &gEfiTemporaryRamSupportPpiGuid,\r
93d451c6 34 &mTemporaryRamSupportPpi\r
8fc38a3f 35 },\r
36 {\r
77de7e53 37 EFI_PEI_PPI_DESCRIPTOR_PPI,\r
8fc38a3f 38 &gArmGlobalVariablePpiGuid,\r
39 &mGlobalVariablePpi\r
1d5d0ae9 40 }\r
41};\r
42\r
77de7e53 43VOID\r
44CreatePpiList (\r
45 OUT UINTN *PpiListSize,\r
46 OUT EFI_PEI_PPI_DESCRIPTOR **PpiList\r
47 )\r
48{\r
49 EFI_PEI_PPI_DESCRIPTOR *PlatformPpiList;\r
50 UINTN PlatformPpiListSize;\r
51 UINTN ListBase;\r
52 EFI_PEI_PPI_DESCRIPTOR *LastPpi;\r
53\r
54 // Get the Platform PPIs\r
55 PlatformPpiListSize = 0;\r
56 ArmPlatformGetPlatformPpiList (&PlatformPpiListSize, &PlatformPpiList);\r
57\r
58 // Copy the Common and Platform PPis in Temporrary Memory\r
59 ListBase = PcdGet32 (PcdCPUCoresStackBase);\r
60 CopyMem ((VOID*)ListBase, gCommonPpiTable, sizeof(gCommonPpiTable));\r
61 CopyMem ((VOID*)(ListBase + sizeof(gCommonPpiTable)), PlatformPpiList, PlatformPpiListSize);\r
62\r
63 // Set the Terminate flag on the last PPI entry\r
64 LastPpi = (EFI_PEI_PPI_DESCRIPTOR*)ListBase + ((sizeof(gCommonPpiTable) + PlatformPpiListSize) / sizeof(EFI_PEI_PPI_DESCRIPTOR)) - 1;\r
65 LastPpi->Flags |= EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST;\r
66\r
67 *PpiList = (EFI_PEI_PPI_DESCRIPTOR*)ListBase;\r
68 *PpiListSize = sizeof(gCommonPpiTable) + PlatformPpiListSize;\r
69}\r
70\r
1d5d0ae9 71VOID\r
72CEntryPoint (\r
0787bc61 73 IN UINTN MpId,\r
1d5d0ae9 74 IN EFI_PEI_CORE_ENTRY_POINT PeiCoreEntryPoint\r
75 )\r
76{\r
77 //Clean Data cache\r
78 ArmCleanInvalidateDataCache();\r
79\r
80 //Invalidate instruction cache\r
81 ArmInvalidateInstructionCache();\r
82\r
83 // Enable Instruction & Data caches\r
f598bf12 84 ArmEnableDataCache ();\r
85 ArmEnableInstructionCache ();\r
1d5d0ae9 86\r
87 //\r
88 // Note: Doesn't have to Enable CPU interface in non-secure world,\r
89 // as Non-secure interface is already enabled in Secure world.\r
90 //\r
91\r
92 // Write VBAR - The Vector table must be 32-byte aligned\r
93 ASSERT(((UINT32)PeiVectorTable & ((1 << 5)-1)) == 0);\r
94 ArmWriteVBar((UINT32)PeiVectorTable);\r
95\r
96 //Note: The MMU will be enabled by MemoryPeim. Only the primary core will have the MMU on.\r
97\r
77de7e53 98 // If not primary Jump to Secondary Main\r
0787bc61 99 if (IS_PRIMARY_CORE(MpId)) {\r
a6caee65 100 // Initialize the Debug Agent for Source Level Debugging\r
101 InitializeDebugAgent (DEBUG_AGENT_INIT_POSTMEM_SEC, NULL, NULL);\r
102 SaveAndSetDebugTimerInterrupt (TRUE);\r
103\r
104 // Goto primary Main.\r
f598bf12 105 PrimaryMain (PeiCoreEntryPoint);\r
1d5d0ae9 106 } else {\r
0787bc61 107 SecondaryMain (MpId);\r
1d5d0ae9 108 }\r
109\r
110 // PEI Core should always load and never return\r
111 ASSERT (FALSE);\r
112}\r
113\r
114EFI_STATUS\r
115EFIAPI\r
93d451c6 116PrePeiCoreTemporaryRamSupport (\r
1d5d0ae9 117 IN CONST EFI_PEI_SERVICES **PeiServices,\r
118 IN EFI_PHYSICAL_ADDRESS TemporaryMemoryBase,\r
119 IN EFI_PHYSICAL_ADDRESS PermanentMemoryBase,\r
120 IN UINTN CopySize\r
121 )\r
122{\r
93d451c6 123 VOID *OldHeap;\r
124 VOID *NewHeap;\r
125 VOID *OldStack;\r
126 VOID *NewStack;\r
127\r
128 OldHeap = (VOID*)(UINTN)TemporaryMemoryBase;\r
129 NewHeap = (VOID*)((UINTN)PermanentMemoryBase + (CopySize >> 1));\r
130\r
131 OldStack = (VOID*)((UINTN)TemporaryMemoryBase + (CopySize >> 1));\r
132 NewStack = (VOID*)(UINTN)PermanentMemoryBase;\r
133\r
134 //\r
135 // Migrate the temporary memory stack to permanent memory stack.\r
1d5d0ae9 136 //\r
93d451c6 137 CopyMem (NewStack, OldStack, CopySize >> 1);\r
138\r
139 //\r
140 // Migrate the temporary memory heap to permanent memory heap.\r
f598bf12 141 //\r
93d451c6 142 CopyMem (NewHeap, OldHeap, CopySize >> 1);\r
143 \r
144 SecSwitchStack ((UINTN)NewStack - (UINTN)OldStack);\r
1d5d0ae9 145\r
93d451c6 146 return EFI_SUCCESS;\r
147}\r
1d5d0ae9 148\r
8fc38a3f 149EFI_STATUS\r
150PrePeiCoreGetGlobalVariableMemory (\r
151 OUT EFI_PHYSICAL_ADDRESS *GlobalVariableBase\r
152 )\r
153{\r
154 ASSERT (GlobalVariableBase != NULL);\r
155\r
156 *GlobalVariableBase = (UINTN)PcdGet32 (PcdCPUCoresStackBase) +\r
157 (UINTN)PcdGet32 (PcdCPUCorePrimaryStackSize) -\r
158 (UINTN)PcdGet32 (PcdPeiGlobalVariableSize);\r
159\r
1d5d0ae9 160 return EFI_SUCCESS;\r
161}\r
162\r
2637d1ef 163VOID\r
164PeiCommonExceptionEntry (\r
165 IN UINT32 Entry,\r
166 IN UINT32 LR\r
167 )\r
168{\r
169 CHAR8 Buffer[100];\r
170 UINTN CharCount;\r
171\r
1d5d0ae9 172 switch (Entry) {\r
173 case 0:\r
2637d1ef 174 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"Reset Exception at 0x%X\n\r",LR);\r
1d5d0ae9 175 break;\r
176 case 1:\r
2637d1ef 177 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"Undefined Exception at 0x%X\n\r",LR);\r
1d5d0ae9 178 break;\r
179 case 2:\r
2637d1ef 180 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"SWI Exception at 0x%X\n\r",LR);\r
1d5d0ae9 181 break;\r
182 case 3:\r
2637d1ef 183 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"PrefetchAbort Exception at 0x%X\n\r",LR);\r
1d5d0ae9 184 break;\r
185 case 4:\r
2637d1ef 186 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"DataAbort Exception at 0x%X\n\r",LR);\r
1d5d0ae9 187 break;\r
188 case 5:\r
2637d1ef 189 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"Reserved Exception at 0x%X\n\r",LR);\r
1d5d0ae9 190 break;\r
191 case 6:\r
2637d1ef 192 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"IRQ Exception at 0x%X\n\r",LR);\r
1d5d0ae9 193 break;\r
194 case 7:\r
2637d1ef 195 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"FIQ Exception at 0x%X\n\r",LR);\r
1d5d0ae9 196 break;\r
197 default:\r
2637d1ef 198 CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"Unknown Exception at 0x%X\n\r",LR);\r
1d5d0ae9 199 break;\r
200 }\r
2637d1ef 201 SerialPortWrite ((UINT8 *) Buffer, CharCount);\r
1d5d0ae9 202 while(1);\r
203}\r