]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/PrePeiCore/PrePeiCoreEntryPoint.S
Arm Packages: Fixed coding style/Line endings to follow EDK2 coding convention
[mirror_edk2.git] / ArmPlatformPkg / PrePeiCore / PrePeiCoreEntryPoint.S
CommitLineData
11c20f4e 1//\r
2// Copyright (c) 2011, ARM Limited. All rights reserved.\r
3// \r
4// This program and the accompanying materials \r
5// are licensed and made available under the terms and conditions of the BSD License \r
6// which accompanies this distribution. The full text of the license may be found at \r
7// http://opensource.org/licenses/bsd-license.php \r
8//\r
9// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
10// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
11//\r
12//\r
13\r
14#include <AsmMacroIoLib.h>\r
15#include <Base.h>\r
16#include <Library/PcdLib.h>\r
17#include <AutoGen.h>\r
18\r
19.text\r
20.align 3\r
21\r
22#global symbols referenced by this module\r
23GCC_ASM_IMPORT(CEntryPoint)\r
24\r
25StartupAddr: .word CEntryPoint\r
26\r
27#make _ModuleEntryPoint as global\r
28GCC_ASM_EXPORT(_ModuleEntryPoint)\r
29\r
30\r
31ASM_PFX(_ModuleEntryPoint):\r
32 # Identify CPU ID\r
33 mrc p15, 0, r0, c0, c0, 5\r
34 and r0, #0xf\r
35\r
36_SetupStack:\r
37 # Setup Stack for the 4 CPU cores\r
38 LoadConstantToReg (FixedPcdGet32(PcdCPUCoresNonSecStackBase), r1)\r
39 LoadConstantToReg (FixedPcdGet32(PcdCPUCoresNonSecStackSize), r2)\r
40 \r
41 mov r3,r0 @ r3 = core_id\r
42 mul r3,r3,r2 @ r3 = core_id * stack_size = offset from the stack base\r
43 add r3,r3,r1 @ r3 = stack_base + offset\r
44 add r3,r3,r2,LSR #1 @ r3 = stack_offset + (stack_size/2) <-- the top half is for the heap\r
45 mov sp, r3\r
46\r
47 # Only allocate memory in top of the primary core stack\r
48 cmp r0, #0\r
49 bne _PrepareArguments\r
50\r
51_AllocateGlobalPeiVariables:\r
52 # Reserve top of the stack for Global PEI Variables (eg: PeiServicesTablePointer)\r
53 LoadConstantToReg (FixedPcdGet32(PcdPeiGlobalVariableSize), r1)\r
54 sub sp, sp, r1\r
55\r
56_PrepareArguments:\r
57 # The PEI Core Entry Point has been computed by GenFV and stored in the second entry of the Reset Vector\r
58 LoadConstantToReg (FixedPcdGet32(PcdNormalFvBaseAddress), r2)\r
59 add r2, r2, #4\r
60 ldr r1, [r2]\r
61\r
62 # move sec startup address into a data register\r
63 # ensure we're jumping to FV version of the code (not boot remapped alias)\r
64 ldr r2, StartupAddr\r
65\r
66 # jump to PrePeiCore C code\r
67 # r0 = core_id\r
68 # r1 = pei_core_address\r
69 blx r2\r