1fde2f61 |
1 | //------------------------------------------------------------------------------ \r |
2 | //\r |
cf748a1a |
3 | // Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r |
1fde2f61 |
4 | //\r |
cf748a1a |
5 | // This program and the accompanying materials\r |
1fde2f61 |
6 | // are licensed and made available under the terms and conditions of the BSD License\r |
7 | // which accompanies this distribution. The full text of the license may be found at\r |
8 | // http://opensource.org/licenses/bsd-license.php\r |
9 | //\r |
10 | // THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r |
11 | // WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r |
12 | //\r |
13 | //------------------------------------------------------------------------------\r |
14 | \r |
15 | #include <AsmMacroIoLib.h>\r |
4ade93d0 |
16 | #include <Base.h>\r |
1fde2f61 |
17 | #include <Library/PcdLib.h>\r |
4ade93d0 |
18 | #include <ArmEb/ArmEb.h>\r |
1fde2f61 |
19 | #include <AutoGen.h>\r |
4ade93d0 |
20 | \r |
1fde2f61 |
21 | INCLUDE AsmMacroIoLib.inc\r |
22 | \r |
23 | IMPORT CEntryPoint\r |
24 | EXPORT _ModuleEntryPoint\r |
25 | \r |
26 | PRESERVE8\r |
27 | AREA ModuleEntryPoint, CODE, READONLY\r |
28 | \r |
29 | \r |
afdfe8f0 |
30 | StartupAddr DCD CEntryPoint\r |
31 | \r |
1fde2f61 |
32 | _ModuleEntryPoint\r |
33 | \r |
4ade93d0 |
34 | // Turn off remapping NOR to 0. We can now use DRAM in low memory\r |
afdfe8f0 |
35 | // CAN'T DO THIS HERE -- BRANCH FROM RESET VECTOR IS RELATIVE AND REMAINS IN REMAPPED NOR\r |
36 | //MmioOr32 (0x10001000 ,BIT8) //EB_SP810_CTRL_BASE\r |
4ade93d0 |
37 | \r |
38 | // Enable NEON register in case folks want to use them for optimizations (CopyMem)\r |
39 | mrc p15, 0, r0, c1, c0, 2\r |
afdfe8f0 |
40 | orr r0, r0, #0x00f00000 // Enable VFP access (V* instructions)\r |
4ade93d0 |
41 | mcr p15, 0, r0, c1, c0, 2\r |
42 | mov r0, #0x40000000 // Set EN bit in FPEXC\r |
364aa45e |
43 | mcr p10,#0x7,r0,c8,c0,#0 // msr FPEXC,r0 in ARM assembly\r |
4ade93d0 |
44 | \r |
afdfe8f0 |
45 | // Set CPU vectors to 0 (which is currently flash)\r |
4ade93d0 |
46 | LoadConstantToReg (FixedPcdGet32(PcdCpuVectorBaseAddress) ,r0) // Get vector base\r |
47 | mcr p15, 0, r0, c12, c0, 0\r |
48 | isb // Sync changes to control registers\r |
49 | \r |
1fde2f61 |
50 | //\r |
51 | // Set stack based on PCD values. Need to do it this way to make C code work \r |
52 | // when it runs from FLASH. \r |
53 | // \r |
4ade93d0 |
54 | LoadConstantToReg (FixedPcdGet32(PcdPrePiStackBase) ,r2) // stack base arg2 \r |
55 | LoadConstantToReg (FixedPcdGet32(PcdPrePiStackSize) ,r3) // stack size arg3 \r |
1fde2f61 |
56 | add r4, r2, r3\r |
4ade93d0 |
57 | mov r13, r4\r |
afdfe8f0 |
58 | \r |
59 | LoadConstantToReg (FixedPcdGet32(PcdMemorySize) ,r1) // memory size arg1 \r |
60 | LoadConstantToReg (FixedPcdGet32(PcdMemoryBase) ,r0) // memory size arg0 \r |
1fde2f61 |
61 | \r |
afdfe8f0 |
62 | // move sec startup address into a data register\r |
63 | // ensure we're jumping to FV version of the code (not boot remapped alias)\r |
64 | ldr r4, StartupAddr\r |
65 | \r |
66 | // jump to SEC C code\r |
67 | blx r4\r |
68 | \r |
1fde2f61 |
69 | // Call C entry point\r |
afdfe8f0 |
70 | // THIS DOESN'T WORK, WE NEED A LONG JUMP\r |
71 | \r |
72 | // blx CEntryPoint \r |
1fde2f61 |
73 | \r |
74 | ShouldNeverGetHere\r |
4ade93d0 |
75 | // _CEntryPoint should never return \r |
1fde2f61 |
76 | b ShouldNeverGetHere\r |
77 | \r |
78 | END\r |
79 | \r |
4ade93d0 |
80 | \r |