[mirror_edk2.git] / DuetPkg / Include / CpuIA32.h

/** @file\r
  Basic Definition for IA32 Architecture.\r
  \r
Copyright (c) 2006 - 2009, Intel Corporation\r
All rights reserved. This program and the accompanying materials\r
are licensed and made available under the terms and conditions of the BSD License\r
which accompanies this distribution.  The full text of the license may be found at\r
http://opensource.org/licenses/bsd-license.php\r
\r
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
\r
**/\r
\r
#ifndef _CPU_IA32_H_\r
#define _CPU_IA32_H_\r
\r
typedef struct {\r
  UINT32  RegEax;\r
  UINT32  RegEbx;\r
  UINT32  RegEcx;\r
  UINT32  RegEdx;\r
} EFI_CPUID_REGISTER;\r
\r
#pragma pack(1)\r
//\r
// Definition for IA32 microcode format\r
//\r
typedef struct {\r
  UINT32  HeaderVersion;\r
  UINT32  UpdateRevision;\r
  UINT32  Date;\r
  UINT32  ProcessorId;\r
  UINT32  Checksum;\r
  UINT32  LoaderRevision;\r
  UINT32  ProcessorFlags;\r
  UINT32  DataSize;\r
  UINT32  TotalSize;\r
  UINT8   Reserved[12];\r
} EFI_CPU_MICROCODE_HEADER;\r
\r
typedef struct {\r
  UINT32  ExtendedSignatureCount;\r
  UINT32  ExtendedTableChecksum;\r
  UINT8   Reserved[12];\r
} EFI_CPU_MICROCODE_EXTENDED_TABLE_HEADER;\r
\r
typedef struct {\r
  UINT32  ProcessorSignature;\r
  UINT32  ProcessorFlag;\r
  UINT32  ProcessorChecksum;\r
} EFI_CPU_MICROCODE_EXTENDED_TABLE;\r
\r
//\r
// The MS compiler doesn't handle QWORDs very well.  So break\r
// them into DWORDs to circumvent the problem.\r
//\r
typedef union _MSR_REGISTER {\r
  UINT64  Qword;\r
\r
  struct _DWORDS {\r
    UINT32  Low;\r
    UINT32  High;\r
  } Dwords;\r
\r
  struct _BYTES {\r
    UINT8 FirstByte;\r
    UINT8 SecondByte;\r
    UINT8 ThirdByte;\r
    UINT8 FouthByte;\r
    UINT8 FifthByte;\r
    UINT8 SixthByte;\r
    UINT8 SeventhByte;\r
    UINT8 EighthByte;\r
  } Bytes;\r
\r
} MSR_REGISTER;\r
\r
#pragma pack()\r
\r
//\r
// Definition for CPUID Index\r
//\r
#define EFI_CPUID_SIGNATURE                   0x0\r
#define EFI_CPUID_VERSION_INFO                0x1\r
#define EFI_CPUID_CACHE_INFO                  0x2\r
#define EFI_CPUID_SERIAL_NUMBER               0x3\r
#define EFI_CPUID_EXTENDED_FUNCTION           0x80000000\r
#define EFI_CPUID_EXTENDED_CPU_SIG            0x80000001\r
#define EFI_CPUID_BRAND_STRING1               0x80000002\r
#define EFI_CPUID_BRAND_STRING2               0x80000003\r
#define EFI_CPUID_BRAND_STRING3               0x80000004\r
#define EFI_CPUID_ADDRESS_SIZE                0x80000008\r
\r
//\r
// Definition for MSR address\r
//\r
#define EFI_MSR_IA32_PLATFORM_ID              0x17\r
#define EFI_MSR_IA32_APIC_BASE                0x1B\r
#define EFI_MSR_EBC_HARD_POWERON              0x2A\r
#define EFI_MSR_EBC_SOFT_POWERON              0x2B\r
#define EFI_MSR_EBC_FREQUENCY_ID              0x2C\r
#define MSR_IA32_FEATURE_CONTROL              0x3A\r
#define EFI_MSR_IA32_BIOS_UPDT_TRIG           0x79\r
#define EFI_MSR_IA32_BIOS_SIGN_ID             0x8B\r
#define EFI_MSR_PSB_CLOCK_STATUS              0xCD\r
#define MSR_EXT_CONFIG                        0xEE\r
#define EFI_IA32_MCG_CAP                      0x179\r
#define EFI_IA32_MCG_CTL                      0x17B\r
\r
#define EFI_MSR_IA32_PERF_STS                 0x198\r
#define EFI_MSR_IA32_PERF_CTL                 0x199\r
#define EFI_MSR_IA32_CLOCK_MODULATION         0x19A\r
#define MSR_IA32_THERMAL_INTERRUPT            0x19B\r
#define EFI_MSR_IA32_THERM_STATUS             0x19C\r
#define EFI_MSR_GV_THERM                      0x19D\r
#define MSR_IA32_MISC_ENABLE                  0x1A0\r
#define MSR_PIC_SENS_CFG                      0x1AA\r
\r
#define EFI_IA32_MC0_CTL                      0x400\r
#define EFI_IA32_MC0_STATUS                   0x401\r
#define MSR_PECI_CONTROL                      0x5A0\r
\r
//\r
// Definition for MTRR address and related values\r
//\r
#define EFI_IA32_MTRR_FIX64K_00000            0x250\r
#define EFI_IA32_MTRR_FIX16K_80000            0x258\r
#define EFI_IA32_MTRR_FIX16K_A0000            0x259\r
#define EFI_IA32_MTRR_FIX4K_C0000             0x268\r
#define EFI_IA32_MTRR_FIX4K_C8000             0x269\r
#define EFI_IA32_MTRR_FIX4K_D0000             0x26A\r
#define EFI_IA32_MTRR_FIX4K_D8000             0x26B\r
#define EFI_IA32_MTRR_FIX4K_E0000             0x26C\r
#define EFI_IA32_MTRR_FIX4K_E8000             0x26D\r
#define EFI_IA32_MTRR_FIX4K_F0000             0x26E\r
#define EFI_IA32_MTRR_FIX4K_F8000             0x26F\r
#define EFI_CACHE_VARIABLE_MTRR_BASE          0x200\r
#define EFI_CACHE_VARIABLE_MTRR_END           0x20F\r
#define EFI_CACHE_IA32_MTRR_DEF_TYPE          0x2FF\r
\r
#define EFI_CACHE_VALID_ADDRESS               0xFFFFFF000\r
#define EFI_MSR_VALID_MASK                    0xFFFFFFFFF\r
#define EFI_CACHE_MTRR_VALID                  0x800\r
#define EFI_CACHE_FIXED_MTRR_VALID            0x400\r
\r
#define EFI_CACHE_UNCACHEABLE                 0\r
#define EFI_CACHE_WRITECOMBINING              1\r
#define EFI_CACHE_WRITETHROUGH                4\r
#define EFI_CACHE_WRITEPROTECTED              5\r
#define EFI_CACHE_WRITEBACK                   6\r
\r
//\r
// Definition for Local APIC registers and related values\r
//\r
#define LOCAL_APIC_LVT_TIMER                  0x320\r
#define LOCAL_APIC_TIMER_INIT_COUNT           0x380\r
#define LOCAL_APIC_TIMER_COUNT                0x390\r
#define LOCAL_APIC_TIMER_DIVIDE               0x3E0\r
\r
\r
#define DELIVERY_MODE_FIXED                   0x0\r
#define DELIVERY_MODE_LOWEST_PRIORITY         0x1\r
#define DELIVERY_MODE_SMI                     0x2\r
#define DELIVERY_MODE_REMOTE_READ             0x3\r
#define DELIVERY_MODE_NMI                     0x4\r
#define DELIVERY_MODE_INIT                    0x5\r
#define DELIVERY_MODE_SIPI                    0x6\r
\r
#define TRIGGER_MODE_EDGE                     0x0\r
#define TRIGGER_MODE_LEVEL                    0x1\r
\r
//\r
// CPU System Memory Map Definition\r
//\r
#define CPU_MSI_MEMORY_BASE                   0xFEE00000\r
#define CPU_MSI_MEMORY_SIZE                   0x100000\r
\r
\r
#endif\r
Commit	Line	Data
18b84857	1	/** @file\r
ca162103	2	Basic Definition for IA32 Architecture.\r
5e973c96	3	\r
	4	Copyright (c) 2006 - 2009, Intel Corporation\r
	5	All rights reserved. This program and the accompanying materials\r
	6	are licensed and made available under the terms and conditions of the BSD License\r
	7	which accompanies this distribution. The full text of the license may be found at\r
	8	http://opensource.org/licenses/bsd-license.php\r
	9	\r
	10	THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
	11	WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
ca162103	12	\r
18b84857	13	**/\r
ca162103	14	\r
	15	#ifndef _CPU_IA32_H_\r
	16	#define _CPU_IA32_H_\r
	17	\r
	18	typedef struct {\r
	19	UINT32 RegEax;\r
	20	UINT32 RegEbx;\r
	21	UINT32 RegEcx;\r
	22	UINT32 RegEdx;\r
	23	} EFI_CPUID_REGISTER;\r
	24	\r
	25	#pragma pack(1)\r
	26	//\r
	27	// Definition for IA32 microcode format\r
	28	//\r
	29	typedef struct {\r
	30	UINT32 HeaderVersion;\r
	31	UINT32 UpdateRevision;\r
	32	UINT32 Date;\r
	33	UINT32 ProcessorId;\r
	34	UINT32 Checksum;\r
	35	UINT32 LoaderRevision;\r
	36	UINT32 ProcessorFlags;\r
	37	UINT32 DataSize;\r
	38	UINT32 TotalSize;\r
	39	UINT8 Reserved[12];\r
	40	} EFI_CPU_MICROCODE_HEADER;\r
	41	\r
	42	typedef struct {\r
	43	UINT32 ExtendedSignatureCount;\r
	44	UINT32 ExtendedTableChecksum;\r
	45	UINT8 Reserved[12];\r
	46	} EFI_CPU_MICROCODE_EXTENDED_TABLE_HEADER;\r
	47	\r
	48	typedef struct {\r
	49	UINT32 ProcessorSignature;\r
	50	UINT32 ProcessorFlag;\r
	51	UINT32 ProcessorChecksum;\r
	52	} EFI_CPU_MICROCODE_EXTENDED_TABLE;\r
	53	\r
	54	//\r
	55	// The MS compiler doesn't handle QWORDs very well. So break\r
	56	// them into DWORDs to circumvent the problem.\r
	57	//\r
	58	typedef union _MSR_REGISTER {\r
	59	UINT64 Qword;\r
	60	\r
	61	struct _DWORDS {\r
	62	UINT32 Low;\r
	63	UINT32 High;\r
	64	} Dwords;\r
	65	\r
	66	struct _BYTES {\r
	67	UINT8 FirstByte;\r
	68	UINT8 SecondByte;\r
	69	UINT8 ThirdByte;\r
	70	UINT8 FouthByte;\r
	71	UINT8 FifthByte;\r
	72	UINT8 SixthByte;\r
	73	UINT8 SeventhByte;\r
	74	UINT8 EighthByte;\r
	75	} Bytes;\r
	76	\r
	77	} MSR_REGISTER;\r
78	\r
79	#pragma pack()\r
80	\r
81	//\r
82	// Definition for CPUID Index\r
83	//\r
84	#define EFI_CPUID_SIGNATURE 0x0\r
85	#define EFI_CPUID_VERSION_INFO 0x1\r
86	#define EFI_CPUID_CACHE_INFO 0x2\r
87	#define EFI_CPUID_SERIAL_NUMBER 0x3\r
88	#define EFI_CPUID_EXTENDED_FUNCTION 0x80000000\r
89	#define EFI_CPUID_EXTENDED_CPU_SIG 0x80000001\r
90	#define EFI_CPUID_BRAND_STRING1 0x80000002\r
91	#define EFI_CPUID_BRAND_STRING2 0x80000003\r
92	#define EFI_CPUID_BRAND_STRING3 0x80000004\r
93	#define EFI_CPUID_ADDRESS_SIZE 0x80000008\r
94	\r
95	//\r
96	// Definition for MSR address\r
97	//\r
98	#define EFI_MSR_IA32_PLATFORM_ID 0x17\r
99	#define EFI_MSR_IA32_APIC_BASE 0x1B\r
100	#define EFI_MSR_EBC_HARD_POWERON 0x2A\r
101	#define EFI_MSR_EBC_SOFT_POWERON 0x2B\r
102	#define EFI_MSR_EBC_FREQUENCY_ID 0x2C\r
103	#define MSR_IA32_FEATURE_CONTROL 0x3A\r
104	#define EFI_MSR_IA32_BIOS_UPDT_TRIG 0x79\r
105	#define EFI_MSR_IA32_BIOS_SIGN_ID 0x8B\r
106	#define EFI_MSR_PSB_CLOCK_STATUS 0xCD\r
107	#define MSR_EXT_CONFIG 0xEE\r
108	#define EFI_IA32_MCG_CAP 0x179\r
109	#define EFI_IA32_MCG_CTL 0x17B\r
110	\r
111	#define EFI_MSR_IA32_PERF_STS 0x198\r
112	#define EFI_MSR_IA32_PERF_CTL 0x199\r
113	#define EFI_MSR_IA32_CLOCK_MODULATION 0x19A\r
114	#define MSR_IA32_THERMAL_INTERRUPT 0x19B\r
115	#define EFI_MSR_IA32_THERM_STATUS 0x19C\r
116	#define EFI_MSR_GV_THERM 0x19D\r
117	#define MSR_IA32_MISC_ENABLE 0x1A0\r
118	#define MSR_PIC_SENS_CFG 0x1AA\r
119	\r
120	#define EFI_IA32_MC0_CTL 0x400\r
121	#define EFI_IA32_MC0_STATUS 0x401\r
122	#define MSR_PECI_CONTROL 0x5A0\r
123	\r
124	//\r
125	// Definition for MTRR address and related values\r
126	//\r
127	#define EFI_IA32_MTRR_FIX64K_00000 0x250\r
128	#define EFI_IA32_MTRR_FIX16K_80000 0x258\r
129	#define EFI_IA32_MTRR_FIX16K_A0000 0x259\r
130	#define EFI_IA32_MTRR_FIX4K_C0000 0x268\r
131	#define EFI_IA32_MTRR_FIX4K_C8000 0x269\r
132	#define EFI_IA32_MTRR_FIX4K_D0000 0x26A\r
133	#define EFI_IA32_MTRR_FIX4K_D8000 0x26B\r
134	#define EFI_IA32_MTRR_FIX4K_E0000 0x26C\r
135	#define EFI_IA32_MTRR_FIX4K_E8000 0x26D\r
136	#define EFI_IA32_MTRR_FIX4K_F0000 0x26E\r
137	#define EFI_IA32_MTRR_FIX4K_F8000 0x26F\r
138	#define EFI_CACHE_VARIABLE_MTRR_BASE 0x200\r
139	#define EFI_CACHE_VARIABLE_MTRR_END 0x20F\r
140	#define EFI_CACHE_IA32_MTRR_DEF_TYPE 0x2FF\r
141	\r
142	#define EFI_CACHE_VALID_ADDRESS 0xFFFFFF000\r
143	#define EFI_MSR_VALID_MASK 0xFFFFFFFFF\r
144	#define EFI_CACHE_MTRR_VALID 0x800\r
145	#define EFI_CACHE_FIXED_MTRR_VALID 0x400\r
146	\r
147	#define EFI_CACHE_UNCACHEABLE 0\r
148	#define EFI_CACHE_WRITECOMBINING 1\r
149	#define EFI_CACHE_WRITETHROUGH 4\r
150	#define EFI_CACHE_WRITEPROTECTED 5\r
151	#define EFI_CACHE_WRITEBACK 6\r
152	\r
153	//\r
154	// Definition for Local APIC registers and related values\r
155	//\r
156	#define LOCAL_APIC_LVT_TIMER 0x320\r
157	#define LOCAL_APIC_TIMER_INIT_COUNT 0x380\r
158	#define LOCAL_APIC_TIMER_COUNT 0x390\r
159	#define LOCAL_APIC_TIMER_DIVIDE 0x3E0\r
160	\r
161	\r
162	#define DELIVERY_MODE_FIXED 0x0\r
163	#define DELIVERY_MODE_LOWEST_PRIORITY 0x1\r
164	#define DELIVERY_MODE_SMI 0x2\r
165	#define DELIVERY_MODE_REMOTE_READ 0x3\r
166	#define DELIVERY_MODE_NMI 0x4\r
167	#define DELIVERY_MODE_INIT 0x5\r
168	#define DELIVERY_MODE_SIPI 0x6\r
169	\r
170	#define TRIGGER_MODE_EDGE 0x0\r
171	#define TRIGGER_MODE_LEVEL 0x1\r
172	\r
173	//\r
174	// CPU System Memory Map Definition\r
175	//\r
176	#define CPU_MSI_MEMORY_BASE 0xFEE00000\r
177	#define CPU_MSI_MEMORY_SIZE 0x100000\r
178	\r
179	\r
180	#endif\r