]> git.proxmox.com Git - mirror_edk2.git/blame - IntelFspWrapperPkg/IntelFspWrapperPkg.dec
IntelFspPkg: Refine the format of meta data files.
[mirror_edk2.git] / IntelFspWrapperPkg / IntelFspWrapperPkg.dec
CommitLineData
a33a2f62
JY
1## @file\r
2#\r
3# Provides drivers and definitions to support fsp in EDKII bios.\r
4#\r
5# Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
6# This program and the accompanying materials are licensed and made available under\r
7# the terms and conditions of the BSD License that accompanies this distribution.\r
8# The full text of the license may be found at\r
9# http://opensource.org/licenses/bsd-license.php.\r
10#\r
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
13#\r
14##\r
15\r
16[Defines]\r
17 DEC_SPECIFICATION = 0x00010005\r
18 PACKAGE_NAME = IntelFspWrapperPkg\r
19 PACKAGE_GUID = 99101BB6-6DE1-4537-85A3-FD6B594F7468\r
20 PACKAGE_VERSION = 0.1\r
21\r
22[Includes]\r
23 Include\r
24\r
25[LibraryClasses]\r
26\r
27[Guids]\r
28 #\r
29 # GUID defined in package\r
30 #\r
31 gFspWrapperTokenSpaceGuid = {0x2bc1c74a, 0x122f, 0x40b2, { 0xb2, 0x23, 0x8, 0x2b, 0x74, 0x65, 0x22, 0x5d } }\r
32\r
a33a2f62 33[Ppis]\r
4a006451
JY
34 gFspInitDonePpiGuid = { 0xf5ef05e4, 0xd538, 0x4774, { 0x8f, 0x1b, 0xe9, 0x77, 0x30, 0x11, 0xe0, 0x38 } }\r
35 gTopOfTemporaryRamPpiGuid = { 0x2f3962b2, 0x57c5, 0x44ec, { 0x9e, 0xfc, 0xa6, 0x9f, 0xd3, 0x02, 0x03, 0x2b } }\r
a33a2f62
JY
36\r
37[Protocols]\r
38\r
39################################################################################\r
40#\r
41# PCD Declarations section - list of all PCDs Declared by this Package\r
42# Only this package should be providing the\r
43# declaration, other packages should not.\r
44#\r
45################################################################################\r
46[PcdsFixedAtBuild, PcdsPatchableInModule]\r
47 ## Provides the memory mapped base address of the BIOS CodeCache Flash Device.\r
48 gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress|0xFFE00000|UINT32|0x10000001\r
49 ## Provides the size of the BIOS Flash Device.\r
50 gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize|0x00200000|UINT32|0x10000002\r
51\r
52 ## Indicates the base address of the FSP binary.\r
53 gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|0xFFF80000|UINT32|0x10000003\r
54 ## Provides the size of the FSP binary.\r
55 gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize|0x00048000|UINT32|0x10000004\r
56\r
57 ## Indicates the base address of the first Microcode Patch in the Microcode Region\r
58 gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0x0|UINT64|0x10000005\r
59 gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x0|UINT64|0x10000006\r
60 ## Indicates the offset of the Cpu Microcode.\r
61 gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset|0x90|UINT32|0x10000007\r
62\r
63 ##\r
64 # Maximum number of Ppi is provided by SecCore.\r
65 ##\r
66 gFspWrapperTokenSpaceGuid.PcdSecCoreMaxPpiSupported|0x6|UINT32|0x20000001\r
67\r
68 # This is MAX UPD region size\r
69 gFspWrapperTokenSpaceGuid.PcdMaxUpdRegionSize|0x200|UINT32|0x30000001\r
70\r
71 ## Stack size in the temporary RAM.\r
72 # 0 means half of TemporaryRamSize.\r
73 gFspWrapperTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0|UINT32|0x40000001\r
74\r
75 # This is temporary DRAM base and size for StackTop in FspInit\r
76 gFspWrapperTokenSpaceGuid.PcdTemporaryRamBase|0x00080000|UINT32|0x40000002\r
77 gFspWrapperTokenSpaceGuid.PcdTemporaryRamSize|0x00010000|UINT32|0x40000003\r
78\r
79 ## Indicate the PEI memory size platform want to report\r
80 gFspWrapperTokenSpaceGuid.PcdPeiMinMemSize|0x1800000|UINT32|0x40000004\r
81 ## Indicate the PEI memory size platform want to report\r
82 gFspWrapperTokenSpaceGuid.PcdPeiRecoveryMinMemSize|0x3000000|UINT32|0x40000005\r