]> git.proxmox.com Git - mirror_edk2.git/blame - IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion.h
IntelFsp2Pkg/Tools: Add PE32 section rebasing support
[mirror_edk2.git] / IntelSiliconPkg / Include / IndustryStandard / IgdOpRegion.h
CommitLineData
7e74fd57
JY
1/** @file\r
2 IGD OpRegion definition from Intel Integrated Graphics Device OpRegion\r
3 Specification.\r
4\r
5 https://01.org/sites/default/files/documentation/acpi_igd_opregion_spec_0.pdf\r
6\r
7 There are some mismatch between the specification and the implementation.\r
8 The definition follows the latest implementation.\r
9 1) INTEL_IGD_OPREGION_HEADER.RSV1[0xA0]\r
10 2) INTEL_IGD_OPREGION_MBOX1.RSV3[0x3C]\r
11 3) INTEL_IGD_OPREGION_MBOX3.RSV5[0x62]\r
5c66efd0 12 4) INTEL_IGD_OPREGION_VBT.RVBT[0x1800] Size is 6KB\r
7e74fd57
JY
13\r
14 Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
15 This program and the accompanying materials\r
16 are licensed and made available under the terms and conditions of the BSD License\r
17 which accompanies this distribution. The full text of the license may be found at\r
18 http://opensource.org/licenses/bsd-license.php\r
19\r
20 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
21 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
22\r
23**/\r
24#ifndef _IGD_OPREGION_H_\r
25#define _IGD_OPREGION_H_\r
26\r
27/**\r
5c66efd0
MG
28 OpRegion structures:\r
29 Sub-structures define the different parts of the OpRegion followed by the\r
30 main structure representing the entire OpRegion.\r
7e74fd57 31\r
5c66efd0
MG
32 @note: These structures are packed to 1 byte offsets because the exact\r
33 data location is required by the supporting design specification due to\r
34 the fact that the data is used by ASL and Graphics driver code compiled\r
35 separately.\r
7e74fd57
JY
36**/\r
37#pragma pack(1)\r
38///\r
72092534 39/// OpRegion Mailbox 0 Header structure. The OpRegion Header is used to\r
5c66efd0 40/// identify a block of memory as the graphics driver OpRegion.\r
72092534 41/// Offset 0x0, Size 0x100\r
7e74fd57
JY
42///\r
43typedef struct {\r
5c66efd0
MG
44 CHAR8 SIGN[0x10]; ///< Offset 0x00 OpRegion Signature\r
45 UINT32 SIZE; ///< Offset 0x10 OpRegion Size\r
46 UINT32 OVER; ///< Offset 0x14 OpRegion Structure Version\r
47 UINT8 SVER[0x20]; ///< Offset 0x18 System BIOS Build Version\r
48 UINT8 VVER[0x10]; ///< Offset 0x38 Video BIOS Build Version\r
49 UINT8 GVER[0x10]; ///< Offset 0x48 Graphic Driver Build Version\r
50 UINT32 MBOX; ///< Offset 0x58 Supported Mailboxes\r
51 UINT32 DMOD; ///< Offset 0x5C Driver Model\r
52 UINT8 RSV1[0xA0]; ///< Offset 0x60 Reserved\r
72092534 53} IGD_OPREGION_HEADER;\r
7e74fd57
JY
54\r
55///\r
72092534
MG
56/// OpRegion Mailbox 1 - Public ACPI Methods\r
57/// Offset 0x100, Size 0x100\r
7e74fd57
JY
58///\r
59typedef struct {\r
5c66efd0
MG
60 UINT32 DRDY; ///< Offset 0x100 Driver Readiness\r
61 UINT32 CSTS; ///< Offset 0x104 Status\r
62 UINT32 CEVT; ///< Offset 0x108 Current Event\r
72092534 63 UINT8 RSVD[0x14]; ///< Offset 0x10C Reserved Must be Zero\r
5c66efd0
MG
64 UINT32 DIDL[8]; ///< Offset 0x120 Supported Display Devices ID List\r
65 UINT32 CPDL[8]; ///< Offset 0x140 Currently Attached Display Devices List\r
66 UINT32 CADL[8]; ///< Offset 0x160 Currently Active Display Devices List\r
67 UINT32 NADL[8]; ///< Offset 0x180 Next Active Devices List\r
68 UINT32 ASLP; ///< Offset 0x1A0 ASL Sleep Time Out\r
69 UINT32 TIDX; ///< Offset 0x1A4 Toggle Table Index\r
70 UINT32 CHPD; ///< Offset 0x1A8 Current Hotplug Enable Indicator\r
71 UINT32 CLID; ///< Offset 0x1AC Current Lid State Indicator\r
72 UINT32 CDCK; ///< Offset 0x1B0 Current Docking State Indicator\r
73 UINT32 SXSW; ///< Offset 0x1B4 Display Switch Notification on Sx State Resume\r
74 UINT32 EVTS; ///< Offset 0x1B8 Events supported by ASL\r
75 UINT32 CNOT; ///< Offset 0x1BC Current OS Notification\r
76 UINT32 NRDY; ///< Offset 0x1C0 Driver Status\r
77 UINT8 RSV3[0x3C]; ///< Offset 0x1C4 - 0x1FF Reserved\r
72092534 78} IGD_OPREGION_MBOX1;\r
7e74fd57
JY
79\r
80///\r
72092534
MG
81/// OpRegion Mailbox 2 - Software SCI Interface\r
82/// Offset 0x200, Size 0x100\r
7e74fd57
JY
83///\r
84typedef struct {\r
5c66efd0
MG
85 UINT32 SCIC; ///< Offset 0x200 Software SCI Command / Status / Data\r
86 UINT32 PARM; ///< Offset 0x204 Software SCI Parameters\r
87 UINT32 DSLP; ///< Offset 0x208 Driver Sleep Time Out\r
88 UINT8 RSV4[0xF4]; ///< Offset 0x20C - 0x2FF Reserved\r
72092534 89} IGD_OPREGION_MBOX2;\r
7e74fd57
JY
90\r
91///\r
72092534
MG
92/// OpRegion Mailbox 3 - BIOS/Driver Notification - ASLE Support\r
93/// Offset 0x300, Size 0x100\r
7e74fd57
JY
94///\r
95typedef struct {\r
5c66efd0
MG
96 UINT32 ARDY; ///< Offset 0x300 Driver Readiness\r
97 UINT32 ASLC; ///< Offset 0x304 ASLE Interrupt Command / Status\r
98 UINT32 TCHE; ///< Offset 0x308 Technology Enabled Indicator\r
99 UINT32 ALSI; ///< Offset 0x30C Current ALS Luminance Reading\r
100 UINT32 BCLP; ///< Offset 0x310 Requested Backlight Brightness\r
101 UINT32 PFIT; ///< Offset 0x314 Panel Fitting State or Request\r
102 UINT32 CBLV; ///< Offset 0x318 Current Brightness Level\r
103 UINT16 BCLM[0x14]; ///< Offset 0x31C Backlight Brightness Levels Duty Cycle Mapping Table\r
104 UINT32 CPFM; ///< Offset 0x344 Current Panel Fitting Mode\r
105 UINT32 EPFM; ///< Offset 0x348 Enabled Panel Fitting Modes\r
106 UINT8 PLUT[0x4A]; ///< Offset 0x34C Panel Look Up Table & Identifier\r
107 UINT32 PFMB; ///< Offset 0x396 PWM Frequency and Minimum Brightness\r
108 UINT32 CCDV; ///< Offset 0x39A Color Correction Default Values\r
109 UINT8 RSV5[0x62]; ///< Offset 0x39E - 0x3FF Reserved\r
72092534 110} IGD_OPREGION_MBOX3;\r
7e74fd57
JY
111\r
112///\r
72092534
MG
113/// OpRegion Mailbox 4 - VBT Video BIOS Table\r
114/// Offset 0x400, Size 0x1800\r
7e74fd57
JY
115///\r
116typedef struct {\r
5c66efd0 117 UINT8 RVBT[0x1800]; ///< Offset 0x400 - 0x1BFF Raw VBT Data\r
72092534 118} IGD_OPREGION_MBOX4;\r
7e74fd57
JY
119\r
120///\r
121/// IGD OpRegion Structure\r
122///\r
123typedef struct {\r
72092534
MG
124 IGD_OPREGION_HEADER Header; ///< OpRegion header (Offset 0x0, Size 0x100)\r
125 IGD_OPREGION_MBOX1 MBox1; ///< Mailbox 1: Public ACPI Methods (Offset 0x100, Size 0x100)\r
126 IGD_OPREGION_MBOX2 MBox2; ///< Mailbox 2: Software SCI Interface (Offset 0x200, Size 0x100)\r
127 IGD_OPREGION_MBOX3 MBox3; ///< Mailbox 3: BIOS to Driver Notification (Offset 0x300, Size 0x100)\r
128 IGD_OPREGION_MBOX4 MBox4; ///< Mailbox 4: Video BIOS Table (VBT) (Offset 0x400, Size 0x1800)\r
129} IGD_OPREGION_STRUCTURE;\r
9fb16e21
JY
130#pragma pack()\r
131\r
132#endif\r